Symbolic state traversal for WCET analysis
暂无分享,去创建一个
[1] Lili Tan. The worst-case execution time tool challenge 2006 , 2006, Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006).
[2] Henrik Theiling,et al. Reliable and Precise WCET Determination for a Real-Life Processor , 2001, EMSOFT.
[3] Edmund M. Clarke,et al. Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..
[4] Christoph Berg. PLRU Cache Domino Effects , 2006, WCET.
[5] Reinhard Wilhelm,et al. Why AI + ILP Is Good for WCET, but MC Is Not, Nor ILP Alone , 2004, VMCAI.
[6] Tiziano Villa,et al. VIS: A System for Verification and Synthesis , 1996, CAV.
[7] Per Stenström,et al. Timing anomalies in dynamically scheduled microprocessors , 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054).
[8] Jörn Schneider. Combined schedulability and WCET analysis for real-time operating systems , 2000 .
[9] Jakob Engblom,et al. The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.
[10] Ondrej Lhoták,et al. Points-to analysis using BDDs , 2003, PLDI '03.
[11] Christian Ferdinand,et al. Cache behavior prediction for real-time systems , 1997 .
[12] Reinhard Wilhelm,et al. Analysis of Loops , 1998, CC.
[13] Thomas A. Henzinger,et al. The software model checker Blast , 2007, International Journal on Software Tools for Technology Transfer.
[14] Florian Martin,et al. PAG – an efficient program analyzer generator , 1998, International Journal on Software Tools for Technology Transfer.
[15] Alexander Metzner,et al. Why Model Checking Can Improve WCET Analysis , 2004, CAV.
[16] Reinhard Wilhelm,et al. 4th Intl WORKSHOP ON WORST-CASE EXECUTION TIME (WCET) ANALYSIS , 2004 .
[17] Jakob Engblom,et al. Processor Pipelines and Static Worst-Case Execution Time Analysis , 2002 .
[18] Henrik Theiling. ILP-Based Interprocedural Path Analysis , 2002, EMSOFT.
[19] Patrick Cousot,et al. Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints , 1977, POPL.
[20] Reinhold Heckmann,et al. Computing the Worst Case Execution Time of an Avionics Program by Abstract Interpretation , 2007 .
[21] Richard Rudell. Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD.
[22] Reinhard Wilhelm,et al. Timing Validation of Automotive Software , 2008, ISoLA.
[23] Reinhold Weicker,et al. Dhrystone benchmark: rationale for version 2 and measurement rules , 1988, SIGP.
[24] Hiroshi Sawada,et al. Minimization of binary decision diagrams based on exchanges of variables , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[25] Masahiro Fujita,et al. On variable ordering of binary decision diagrams for the application of multi-level logic synthesis , 1991, Proceedings of the European Conference on Design Automation..
[26] Thomas A. Henzinger,et al. The software model checker B last : Applications to software engineering , 2007 .
[27] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[28] Szu-Tsung Cheng,et al. Compiling Verilog into Automata , 1994 .
[29] Sharad Malik,et al. Performance Analysis of Embedded Software Using Implicit Path Enumeration , 1995, 32nd Design Automation Conference.
[30] Klaus Schneider,et al. Exact high level WCET analysis of synchronous programs by symbolic state space exploration , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[31] Stephan Thesing,et al. Safe and precise WCET determination by abstract interpretation of pipeline models , 2004 .
[32] Somesh Jha,et al. Verification of the Futurebus+ cache coherence protocol , 1993, Formal Methods Syst. Des..
[33] Ranjit Jhala,et al. Microarchitecture Verification by Compositional Model Checking , 2001, CAV.
[34] Reinhard Wilhelm,et al. The influence of processor architecture on the design and the results of WCET tools , 2003, Proceedings of the IEEE.
[35] Guillem Bernat,et al. WCET Coverage for Pipelines , 2006 .
[36] Reinhard Wilhelm,et al. An abstract interpretation-based timing validation of hard real-time avionics software , 2003, 2003 International Conference on Dependable Systems and Networks, 2003. Proceedings..