DSL programmable engine for high frequency trading acceleration

In High Frequency Trading systems, a large number of orders needs to be processed with minimal latency at very high data rates. We propose an FPGA based accelerator for High Frequency Trading that is able to decrease latency by an order of magnitude and increase the data rate by the same rate compared to software based CPU approaches. In particular, we focus on the acceleration of FAST, the most commonly used protocol for distributing pricing information of stock and options over the network. As FPGAs are hard to program, we present a novel Domain Specific Language that enables our engine to be programmed via software. The code is compiled by our own compiler into binary microcode that is then executed on a microcode engine. In this paper we provide detailed insights into our hardware structure and the optimizations we applied to increase the data rate and the overall processing performance.

[1]  Christoph Lattemann,et al.  High-Frequency Trading , 2011 .

[2]  Hans-Arno Jacobsen,et al.  Efficient event processing through reconfigurable hardware for algorithmic trading , 2010, Proc. VLDB Endow..

[3]  Prithviraj Banerjee,et al.  Streaming implementation of a sequential decompression algorithm on an FPGA , 2009, FPGA '09.

[4]  Bruno Biais,et al.  High Frequency Trading , 2012 .

[5]  Guilherme Perin,et al.  AN UDP / IP NETWORK STACK IN FPGA , 2009 .

[6]  Wayne Luk,et al.  FPGA Accelerated Low-Latency Market Data Feed Processing , 2009, 2009 17th IEEE Symposium on High Performance Interconnects.

[7]  Heiner Litz,et al.  High Frequency Trading Acceleration Using FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[8]  Fabrizio Petrini,et al.  Streaming, low-latency communication in on-line trading systems , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[9]  Kee H. Chung,et al.  Volatility, Market Structure, and the Bid-Ask Spread , 2009 .

[10]  David A. Bader,et al.  Faster FAST: multicore acceleration of streaming financial data , 2009, Computer Science - Research and Development.

[11]  Guilherme Perin,et al.  A Gigabit UDP/IP network stack in FPGA , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).