Device and circuit design issues in SOI technology

Partially-Depleted deep sub-micron CMOS on SOI technology is becoming a mainstream technology. This technology offers 20-35% performance gain over a bulk technology implemented with the same lithography. This paper first reviews the partially-depleted SOI device and describes reasons why it was chosen over fully depleted SOI device. Next the sources of performance gain on SOI are reviewed. SOI-unique circuit and technology issues that a designer must consider and account for are discussed next. Finally, a low-power application of SOI is reviewed.

[1]  R. Dennard,et al.  History dependence of non-fully depleted (NFD) digital SOI circuits , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  K. A. Jenkins,et al.  Measurement of SOI MOSFET I-V characteristics without self-heating , 1994, Proceedings. IEEE International SOI Conference.

[3]  E. Leobandung,et al.  Partially-depleted SOI technology for digital logic , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[4]  Tak H. Ning,et al.  A room temperature 0.1 /spl mu/m CMOS on SOI , 1994 .

[5]  L. Wagner,et al.  Transient pass-transistor leakage current in SOI MOSFET's , 1997, IEEE Electron Device Letters.

[6]  R. Flaker,et al.  A 0.25 /spl mu/m CMOS SOI technology and its application to 4 Mb SRAM , 1997, International Electron Devices Meeting. IEDM Technical Digest.