Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity

Existing transistor-level monolithic 3D (T-M3D) standard cell layouts are based on the folding scheme, in which the pull-down network is simply folded and placed on top of the pull-up network. In this paper, we propose a new layout method, the stitching scheme, targeted towards improved cell performance and power integrity. We perform extensive analysis on each layout scheme and evaluate the timing/power benefits of the stitching scheme. Since the ground and power rails overlap in the T-M3D layouts with the folding scheme, we also present a design methodology for the power delivery network of folding T-M3D ICs to evaluate the impact of the T-M3D cell layout scheme on static power integrity. Compared to 2D ICs at iso-performance, stitching T-M3D ICs show a maximum of 6% power savings, 44% area savings with only 1% more static IR-drop in the 14nm technology node while folding T-M3D ICs undergo serious degradation in static power integrity, causing a reliability issue.

[1]  Thomas Ernst,et al.  3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[2]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[3]  Sung Kyu Lim,et al.  Power benefit study for ultra-high density transistor-level monolithic 3D ICs , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  Robert C. Aitken,et al.  Physical design and FinFETs , 2014, ISPD '14.

[5]  Mayler G. A. Martins,et al.  Open Cell Library in 15nm FreePDK Technology , 2015, ISPD.

[6]  William Rhett Davis,et al.  FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology , 2015, ISPD.

[7]  Diederik Verkest,et al.  Standard cell design in N7: EUV vs. immersion , 2015, Advanced Lithography.

[8]  D. Mocuta,et al.  Novel junction design for NMOS Si Bulk-FinFETs with extension doping by PEALD phosphorus doped silicate glass , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[9]  Diederik Verkest,et al.  Modeling FinFET metal gate stack resistance for 14nm node and beyond , 2015, 2015 International Conference on IC Design & Technology (ICICDT).

[10]  Maud Vinet,et al.  FDSOI bottom MOSFETs stability versus top transistor thermal budget featuring 3D monolithic integration , 2015 .

[11]  Sung Kyu Lim,et al.  How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node? , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  Jia-Min Shieh,et al.  Footprint-efficient and power-saving monolithic IoT 3D+ IC constructed by BEOL-compatible sub-10nm high aspect ratio (AR>7) single-grained Si FinFETs with record high Ion of 0.38 mA/μm and steep-swing of 65 mV/dec. and Ion/Ioff ratio of 8 , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[13]  Csaba Andras Moritz,et al.  On the Design of Ultra-High Density 14nm Finfet Based Transistor-Level Monolithic 3D ICs , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[14]  S. Lim,et al.  Electrical Coupling of Monolithic 3-D Inverters , 2016, IEEE Transactions on Electron Devices.

[15]  Lei Yuan,et al.  Overcoming scaling barriers through design technology CoOptimization , 2016, 2016 IEEE Symposium on VLSI Technology.