Efficient Synchronization for Embedded

[1]  Jaswinder Pal Singh,et al.  Scaling application performance on a cache-coherent multiprocessor , 1999, ISCA.

[2]  Nathan Ickes,et al.  Instruction level and operating system profiling for energy exposed software , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Thomas E. Anderson,et al.  The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors , 1990, IEEE Trans. Parallel Distributed Syst..

[4]  Sarita V. Adve,et al.  Shared Memory Consistency Models: A Tutorial , 1996, Computer.

[5]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[6]  Wayne H. Wolf,et al.  The future of multiprocessor systems-on-chips , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Sharad Malik,et al.  Flexible and formal modeling of microprocessors with application to retargetable simulation , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[8]  Zhen Fang,et al.  Highly efficient synchronization based on active memory operations , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[9]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[10]  Rohit Bhatia,et al.  Montecito: a dual-core, dual-thread Itanium processor , 2005, IEEE Micro.

[11]  Michael L. Scott,et al.  Algorithms for scalable synchronization on shared-memory multiprocessors , 1991, TOCS.

[12]  D. Burger,et al.  Efficient Synchronization: Let Them Eat QOLB /sup1/ , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[13]  Kunle Olukotun,et al.  Niagara: a 32-way multithreaded Sparc processor , 2005, IEEE Micro.

[14]  Gianluca Palermo,et al.  Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCs , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[15]  Patrick Schaumont,et al.  Fast dynamic memory integration in co-simulation frameworks for multiprocessor system on-chip , 2005, Design, Automation and Test in Europe.

[16]  Roberto Barrio,et al.  A Parallel Algorithm to Evaluate Chebyshev Series on a Message Passing Environment , 1998, SIAM J. Sci. Comput..

[17]  Pierre G. Paulin,et al.  Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management , 2004, CODES+ISSS '04.

[18]  Balaram Sinharoy,et al.  IBM Power5 chip: a dual-core multithreaded processor , 2004, IEEE Micro.

[19]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[20]  James E. Smith,et al.  Complexity-Effective Superscalar Processors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[21]  Anoop Gupta,et al.  The Stanford Dash multiprocessor , 1992, Computer.

[22]  Bryan D. Ackland,et al.  A single-chip 1.6 billion 16-b MAC/s multiprocessor DSP , 1999 .

[23]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[24]  Xiang Yu,et al.  Application scaling under shared virtual memory on a cluster of SMPs , 1999, ICS '99.

[25]  Alessandro Beda,et al.  Heart-Rate Pacing Simulation and Control via Multiagent Systems , 2004 .

[26]  Nils J. Nilsson,et al.  Artificial Intelligence: A New Synthesis , 1997 .

[27]  Gianluca Palermo,et al.  An efficient synchronization technique for multiprocessor systems on-chip , 2006, SIGARCH Comput. Archit. News.

[28]  Santanu Dutta,et al.  Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..

[29]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[30]  Massimo Poncino,et al.  Exploring energy/performance tradeoffs in shared memory MPSoCs: snoop-based cache coherence vs. software solutions , 2005, Design, Automation and Test in Europe.

[31]  Milo M. K. Martin,et al.  Deconstructing Transactional Semantics: The Subtleties of Atomicity , 2005 .

[32]  James R. Goodman,et al.  Transactional lock-free execution of lock-based programs , 2002, ASPLOS X.

[33]  Kunle Olukotun,et al.  Programming with transactional coherence and consistency (TCC) , 2004, ASPLOS XI.

[34]  Gianluca Palermo,et al.  PIRATE: A Framework for Power/Performance Exploration of Network-on-Chip Architectures , 2004, PATMOS.