The Design Cube: A Model for VHDL Designflow Representation and Its Application

Hardware design using the hardware description language VHDL has to consider three independent property scales that influence the design process from an abstract level to the gate level, namely the design view, the timing aspect, and the value representation. The well-known Y-chart model is not suitable to describe these property scales in a satisfactory way; furthermore, this model contains the aspects of physical design, which are not supported by VHDL since these steps are performed by conventional CAD tools.

[1]  Peter Duzy,et al.  The Synthesis Approach to Digital System Design , 1992 .

[2]  Sabine März,et al.  System-Level Specification and Design Using VHDL: A Case Study , 1993, CHDL.

[3]  Alec G. Stanculescu,et al.  Hardware design and simulation in VAL/VHDL , 1991, The Kluwer international series in engineering and computer science.

[4]  Daniel D. Gajski,et al.  Synthesis from VHDL , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[5]  Jean-Michel Berge.  VHDL Designer's Reference , 1992 .

[6]  Raul Camposano,et al.  VHDL as input for high-level synthesis , 1991, IEEE Design & Test of Computers.

[7]  Peter Duzy,et al.  High-level synthesis from VHDL with exact timing constraints , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[8]  Gajski,et al.  Guest Editors' Introduction: New VLSI Tools , 1983, Computer.

[9]  Jörg Biesenack,et al.  Flexible timing specification in a VHDL synthesis subset , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[10]  Richard Fikes,et al.  Themes in automatic problem solving , 1973, Computer.

[11]  Franz J. Rammig.  Systematischer Entwurf digitaler Systeme , 1989 .

[12]  John P. Gray.  Introduction to Silicon Compilation , 1979, 16th Design Automation Conference.

[13]  Wolfgang Ecker,et al.  The design cube-a model for VHDL designflow representation , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[14]  Sabine März,et al.  Subtype concept of VHDL for synthesis constraints , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.