Neuron Array With Plastic Synapses and Programmable Dendrites

We describe a novel neuromorphic chip architecture that models neurons for efficient computation. Traditional architectures of neuron array chips consist of large scale systems that are interfaced with AER for implementing intra- or inter-chip connectivity. We present a chip that uses AER for inter-chip communication but uses fast, reconfigurable FPGA-style routing with local memory for intra-chip connectivity. We model neurons with biologically realistic channel models, synapses and dendrites. This chip is suitable for small-scale network simulations and can also be used for sequence detection, utilizing directional selectivity properties of dendrites, ultimately for use in word recognition.

[1]  W Rall,et al.  Computational study of an excitable dendritic spine. , 1988, Journal of neurophysiology.

[2]  M. London,et al.  Dendritic computation. , 2005, Annual review of neuroscience.

[3]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[4]  Jennifer Hasler,et al.  Finding a roadmap to achieve large neuromorphic hardware systems , 2013, Front. Neurosci..

[5]  Jim D. Garside,et al.  SpiNNaker: A multi-core System-on-Chip for massively-parallel neural net simulation , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[6]  Johannes Schemmel,et al.  A wafer-scale neuromorphic hardware system for large-scale neural modeling , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Paul Hasler,et al.  HMM classifier using biophysically based CMOS dendrites for wordspotting , 2011, 2011 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[8]  Bartlett W. Mel,et al.  Dendrites: bug or feature? , 2003, Current Opinion in Neurobiology.

[9]  Tobi Delbrück,et al.  CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking , 2009, IEEE Transactions on Neural Networks.

[10]  P. Hasler,et al.  A bio-physically inspired silicon neuron , 2004 .

[11]  Misha Anne Mahowald,et al.  VLSI analogs of neuronal visual processing: a synthesis of form and function , 1992 .

[12]  Scott Koziol,et al.  Low Power Dendritic Computation for Wordspotting , 2013 .

[13]  G. Shepherd,et al.  Theoretical reconstruction of field potentials and dendrodendritic synaptic interactions in olfactory bulb. , 1968, Journal of neurophysiology.

[14]  S. Joshi,et al.  65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing , 2012, 2012 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[15]  Arindam Basu,et al.  A Learning-Enabled Neuron Array IC Based Upon Transistor Channel Models of Biological Phenomena , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[16]  Shih-Chii Liu,et al.  Computation with Spikes in a Winner-Take-All Network , 2009, Neural Computation.

[17]  Paul E. Hasler,et al.  Floating gate synapses with spike time dependent plasticity , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[18]  A. Cassidy,et al.  FPGA Based Silicon Spiking Neural Array , 2007, 2007 IEEE Biomedical Circuits and Systems Conference.

[19]  Paul Hasler,et al.  A family of floating-gate adapting synapses based upon transistor channel models , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[20]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[21]  Scott Koziol,et al.  Modeling and Implementation of Voltage-Mode CMOS Dendrites on a Reconfigurable Analog Platform , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[22]  K. Boahen,et al.  Programmable Connections in Neuromorphic Grids , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.