III–V-based low power CMOS devices on Si platform

CMOS utilizing high mobility III–V channels on Si substrates is expected to be one of the promising devices for high performance and low power integrated systems in the future technology nodes, because of the enhanced carrier transport properties. In addition, Tunnel FETs (TFETs) using III–V channel materials are regarded as one of the most promising steep slope devices for the ultra-low power applications. In this presentation, we address the critical issues for realizing III–V MOSFETs and TFETs on the Si CMOS platform. Viable technologies of MOS channel, gate stack, source/drain and tunnel junction formation are introduced for satisfying the device requirements. The electrical properties of ultrathin body InAs MOSFETs, InGaAs/Ge CMOS, InAs/GaSb CMOS, InGaAs TFETs and InGaAs/GaAsSb TFETs are presented.

[1]  Mitsuru Takenaka,et al.  High Performance Tri-Gate Extremely Thin-Body InAs-On-Insulator MOSFETs With High Short Channel Effect Immunity and $V_{\rm th}$ Tunability , 2014, IEEE Transactions on Electron Devices.

[2]  Mitsuru Takenaka,et al.  Direct wafer bonding technology for large-scale InGaAs-on-insulator transistors , 2014 .

[3]  S. Takagi,et al.  Tunneling MOSFET technologies using III-V/Ge materials , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[4]  S. Takagi,et al.  High hole mobility front-gate InAs/InGaSb-OI single structure CMOS on Si , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[5]  Mitsuru Takenaka,et al.  III–V/Ge channel MOS device technologies in nano CMOS era , 2015 .

[6]  S. Takagi,et al.  III–V and Ge/strained SOI tunneling FET technologies for low power LSIs , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[7]  Yoshiaki Nakano,et al.  III–V/Ge High Mobility Channel Integration of InGaAs n-Channel and Ge p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors with Self-Aligned Ni-Based Metal Source/Drain Using Direct Wafer Bonding , 2012 .

[8]  M. Takenaka,et al.  III-V/Ge MOS device technologies for low power integrated systems , 2016 .

[9]  S. Takagi,et al.  Performance improvement of InxGa1−xAs Tunnel FETs with Quantum Well and EOT scaling , 2016, 2016 IEEE Symposium on VLSI Technology.

[10]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[11]  Mitsuru Takenaka,et al.  High Ion/Ioff and low subthreshold slope planar-type InGaAs tunnel field effect transistors with Zn-diffused source junctions , 2015 .

[12]  M. Takenaka,et al.  InAs/GaSb-on-insulator single channel complementary metal-oxide-semiconductor transistors on Si structure , 2016 .

[13]  Mitsuru Takenaka,et al.  Effects of Impurity and Composition Profile Steepness on Electrical Characteristics of GaAsSb/InGaAs Hetero-junction Vertical TFETs , 2016 .

[14]  Mitsuru Takenaka,et al.  Experimental study on vertical scaling of InAs-on-insulator metal-oxide-semiconductor field-effect transistors , 2014 .

[15]  S. Takagi,et al.  High mobility CMOS technologies using III-V/Ge channels on Si platform , 2012, 2012 13th International Conference on Ultimate Integration on Silicon (ULIS).