A low-power SRAM design with enhanced stability and ION/IOFF ratio in FinFET technology for wearable device applications

[1]  Lim Way Soong,et al.  Energy-Efficient and Variability-Resilient 11T SRAM Design Using Data-Aware Read–Write Assist (DARWA) Technique for Low-Power Applications , 2023, Sensors.

[2]  S. Tripathi,et al.  Low Power and Suppressed Noise 6T, 7T SRAM Cell Using 18 nm FinFET , 2023, Wireless Personal Communications.

[3]  P. Mittal,et al.  A low power single bit-line configuration dependent 7T SRAM bit cell with process-variation-tolerant enhanced read performance , 2023, Analog Integrated Circuits and Signal Processing.

[4]  Erfan Abbasian,et al.  A robust multi-bit soft-error immune SRAM cell for low-power applications , 2023, Analog Integrated Circuits and Signal Processing.

[5]  S. Birla,et al.  FinFET-based 11T sub-threshold SRAM with improved stability and power , 2022, International Journal of Electronics.

[6]  B. Ebrahimi,et al.  Single-Ended 8T SRAM cell with high SNM and low power/energy consumption , 2022, International Journal of Electronics.

[7]  M. Shams,et al.  SRAM Cell Design Challenges in Modern Deep Sub-Micron Technologies: An Overview , 2022, Micromachines.

[8]  E. Leavline,et al.  Design of FinFET based low power, high speed hybrid decoder for SRAM , 2022, Microelectron. J..

[9]  Ebrahim Abiri,et al.  A robust and write bit-line free sub-threshold 12T-SRAM for ultra low power applications in 14 nm FinFET technology , 2021, Microelectron. J..

[10]  Yajuan He,et al.  A read-disturb-free and write-ability enhanced 9T SRAM with data-aware write operation , 2021, International Journal of Electronics.

[11]  Behzad Ebrahimi,et al.  Single-Ended 10T SRAM Cell with High Yield and Low Standby Power , 2021, Circuits, Systems, and Signal Processing.

[12]  Morteza Gholipour,et al.  Design space exploration of low-power flip-flops in FinFET technology , 2020, Integr..

[13]  Nima Eslami,et al.  A single-ended low leakage and low voltage 10T SRAM cell with high yield , 2020, Analog Integrated Circuits and Signal Processing.

[14]  Neeta Pandey,et al.  A low power subthreshold Schmitt Trigger based 12T SRAM bit cell with process-variation-tolerant write-ability , 2020, Microelectron. J..

[15]  Santosh Kumar Vishvakarma,et al.  An improved read-assist energy efficient single ended P-P-N based 10T SRAM cell for wireless sensor network , 2019, Microelectron. J..

[16]  Shaahin Hessabi,et al.  A low-power single-ended SRAM in FinFET technology , 2019, AEU - International Journal of Electronics and Communications.

[17]  Massoud Pedram,et al.  Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs , 2018, IET Circuits Devices Syst..

[18]  Shaahin Hessabi,et al.  A robust and low-power near-threshold SRAM in 10-nm FinFET technology , 2018 .

[19]  C. B. Kushwah,et al.  A 20 nm robust single-ended boost-less 7T FinFET sub-threshold SRAM cell under process-voltage-temperature variations , 2016, Microelectron. J..

[20]  Volkan Kursun,et al.  Low power and robust memory circuits with asymmetrical ground gating , 2016, Microelectron. J..