New material innovations such as Embedded Silicon Germanium (eSiGe) provide a substantial metrology challenge for the 45 nm node technology and beyond. We discuss the details of how scatterometry provides in-line metrology solution to measure key features of the eSiGe structure. Critical features to measure are eSiGe to gate proximity and the un-etched silicon on insulator (SOI) thickness. The proximity measurement is particularly vital because it has a major influence on device performance, yet there was no high throughput in-line metrology solution until scatterometry. Results from multiple scatterometry platforms (three) are presented along with a summary of various metrology performance metrics like precision and accuracy. We also show how scatterometry measurements have been instrumental in supporting process development efforts. The comparison of scatterometry measurements to reference data from multiple metrology techniques is presented in order to evaluate the accuracy performance of various supplier platforms. Reference metrology techniques used are thin-film measurements from un-patterned targets, transmission electron microscopy (TEM) and cross-section scanning electron microscopy (XSEM). Tool matching uncertainty (TMU) analysis and weighted reference measurement system (wRMS) technique have been utilized to assist in the interpretation of correlation data. Scatterometry results from various wafers that were generated to modulate spacer width and etch cavity are also presented. The results demonstrate good sensitivity for key measurement features, especially eSiGe proximity and un-etched SOI thickness, which have very tight process control requirements.
[1]
S. Narasimha,et al.
High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography
,
2006,
2006 International Electron Devices Meeting.
[2]
Wei Lu,et al.
Comparison of scatterometry, atomic force microscope, dual beam system, and XSEM to measure etched via depths
,
2005,
SPIE Advanced Lithography.
[3]
S. Thompson,et al.
Future of Strained Si/Semiconductors in Nanoscale MOSFETs
,
2006,
2006 International Electron Devices Meeting.
[4]
Charles N. Archie,et al.
Feedforward of mask open measurements on an integrated scatterometer to improve gate linewidth control
,
2004,
SPIE Advanced Lithography.
[5]
Charles N. Archie,et al.
Scatterometry measurement precision and accuracy below 70 nm
,
2003,
SPIE Advanced Lithography.
[6]
Charles N. Archie,et al.
Correlating scatterometry to CD-SEM and electrical gate measurements at the 90-nm node using TMU analysis
,
2004,
SPIE Advanced Lithography.