A low-power and high-performance CMOS fingerprint sensing and encoding architecture

A CMOS fingerprint sensor architecture with embedded cellular logic for image processing is presented. The system senses a fingerprint image with a capacitive technique and performs several image-processing algorithms, including thinning the ridges of the fingerprint structure and encoding it to its characteristic features. Image processing is achieved by application of hexagonal local operators implemented in pixel-parallel mixed neuron-MOS/CMOS logic circuits. The massive parallelism of the architecture leads to a very low power dissipation. Results of simulations and measurements on a demonstrator chip in 0.65-/spl mu/m double-poly standard CMOS technology are shown. The approach is well suited for person-identification applications, especially in small and low-cost portable systems, such as smart cards.

[1]  Werner Weber,et al.  On the application of the Neuron MOS transistor principle for modern VLSI design , 1996 .

[2]  D. McCulloch,et al.  Novel fingerprint scanning arrays using polysilicon TFT's on glass and polymer substrates , 1997, IEEE Electron Device Letters.

[3]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[4]  James A. McHugh,et al.  Automated fingerprint recognition using structural matching , 1990, Pattern Recognit..

[5]  Ángel Rodríguez-Vázquez,et al.  Smart-pixel cellular neural networks in analog current-mode CMOS technology , 1994 .

[6]  A. P. Fitz,et al.  Fingerprint pre-processing on a hexagonal grid , 1995 .

[7]  A. Dickinson,et al.  A robust, 1.8 V 250 /spl mu/W direct-contact 500 dpi fingerprint sensor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[8]  K. Goser,et al.  A low-power and high-performance CMOS fingerprint sensing and encoding architecture , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[9]  R. Thewes,et al.  Robust Design of Threshold Logic Circuits Using Neuron MOS Transistors , 1998, 28th European Solid-State Device Research Conference.

[10]  Sharath Pankanti,et al.  An identity-authentication system using fingerprints , 1997, Proc. IEEE.

[11]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[12]  Tadahiro Ohmi,et al.  DC-current-free low-power A/D converter circuitry using dynamic latch comparators with divided-capacitance voltage reference , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[13]  Eam Khwang Teoh,et al.  An automated matching technique for fingerprint identification , 1996, Proceedings 1996 IEEE Conference on Emerging Technologies and Factory Automation. ETFA '96.

[14]  Peter R. Kinget,et al.  A programmable analog cellular neural network CMOS chip for high speed image processing , 1995, IEEE J. Solid State Circuits.

[15]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[16]  Richard C. Staunton,et al.  An analysis of hexagonal thinning algorithms and skeletal shape representation , 1996, Pattern Recognit..

[17]  Ángel Rodríguez-Vázquez,et al.  A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage , 1997, IEEE J. Solid State Circuits.

[18]  M. Tartagni,et al.  A 390 dpi live fingerprint imager based on feedback capacitive sensing scheme , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.