FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm

Today most research involving the execution of the Advanced Encryption Standard (AES) algorithm falls into three areas: ultra-high-speed encryption, very low power consumption, and algorithmic integrity. This study's focus is on how to lower the power consumption of an FPGA-based encryption scheme with minimum effect on performance. Three novel FPGA schemes are introduced and evaluated. These schemes are compared in terms of architectural and performance differences, as well as the power consumption rates. The results show that the proposed schemes are able to reduce the logic and signal power by 60% and 27%, respectively on a Virtex 2 Pro FPGA while maintaining a high level of throughput.

[1]  Miguel A. Vega-Rodríguez,et al.  IDEA and AES, two cryptographic algorithms implemented using partial and dynamic reconfiguration , 2009, Microelectron. J..

[2]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[3]  Scott McMillan,et al.  JBitsTM Implementations of the Advanced Encryption Standard (Rijndael) , 2001, FPL.

[4]  Berk Sunar,et al.  Cryptography on a Speck of Dust , 2007, Computer.

[5]  Bart Preneel,et al.  Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? , 2004, CHES.

[6]  Essa Jafer,et al.  Power Testing of an FPGA based System Using Modelsim Code Coverage capability , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[7]  Kris Gaj,et al.  Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.

[8]  Annie Pérez,et al.  AES Implementation on FPGA: Time - Flexibility Tradeoff , 2002, FPL.

[9]  José D. P. Rolim,et al.  A Comparative Study of Performance of AES Final Candidates Using FPGAs , 2000, CHES.

[10]  Kris Gaj,et al.  Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.

[11]  Hua Li,et al.  An efficient architecture for the AES mix columns operation , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[12]  Francisco Rodríguez-Henríquez,et al.  4.2 Gbit/s single-chip FPGA implementation of AES algorithm , 2003 .