Rtl-based signal statistics calculation facilitates low power design approaches
暂无分享,去创建一个
[1] Luca Benini,et al. Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation , 2000, IEEE Des. Test Comput..
[2] Enrico Macii,et al. Improving the efficiency of memory partitioning by address clustering , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[3] Steven W. Smith,et al. The Scientist and Engineer's Guide to Digital Signal Processing , 1997 .
[4] Luca Benini,et al. Reducing power consumption of dedicated processors through instruction set encoding , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).
[5] Luca Benini,et al. Hardware-assisted data compression for energy minimization in systems with embedded processors , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[6] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[7] Massoud Pedram,et al. Irredundant address bus encoding for low power , 2001, ISLPED '01.
[8] Enrico Macii,et al. A new algorithm for energy-driven data compression in VLIW embedded processors , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[9] Jan M. Rabaey,et al. Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..