Energy-Efficient Hardware Design for Video Systems

The techniques based in the software layer for computation- and power-efficient video processing system given in Chap. 4 do not necessitate any custom hardware. However, custom hardware architectures for video processing systems are in wide use because they produce higher throughput and have higher complexity and power reduction potential compared to the software-only solutions. This chapter outlines some of the hardware architectural enhancements and custom accelerators for highly efficient video processing systems. Efficient I/O and internode communication s for video processing system are discussed. Hardware architectures of the complete system and accelerator s are also given, specifically pertaining to H.264/AVC and HEVC encoders. Furthermore, the hardware accelerator allocation or workload administration (whereby the accelerator provides its services to multiple nodes) is also discussed, which can be useful in shared hardware accelerator paradigms. Targeting the memory subsystem, power-efficient hybrid memory architectures and SRAM aging mitigation are also presented.

[1]  Salvatore Cuomo,et al.  3D Data Denoising via Nonlocal Means Filter by Using Parallel GPU Strategies , 2014, Comput. Math. Methods Medicine.

[2]  Muhammad Usman Karim Khan,et al.  Software architecture of High Efficiency Video Coding for many-core systems with power-efficient workload balancing , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Mahmut T. Kandemir,et al.  CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.

[4]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Donald Ervin Knuth,et al.  The Art of Computer Programming , 1968 .

[6]  H.-T. Huang,et al.  A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Lieven Eeckhout,et al.  Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation , 2011, 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC).

[8]  Mahmut T. Kandemir,et al.  PEPON: Performance-aware hierarchical power budgeting for NoC based multicores , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[9]  Emilio Luque,et al.  Modeling Master/Worker applications for automatic performance tuning , 2006, Parallel Comput..

[10]  Susanto Rahardja,et al.  Fast mode decision algorithm for intraprediction in H.264/AVC video coding , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Kai Ma,et al.  Scalable power control for many-core architectures running multi-threaded applications , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[12]  Liang-Gee Chen,et al.  A flexible fully hardwired CABAC encoder for UHDTV H.264/AVC high profile video , 2012, IEEE Transactions on Consumer Electronics.

[13]  John A. Nelder,et al.  A Simplex Method for Function Minimization , 1965, Comput. J..

[14]  Muhammad Usman Karim Khan,et al.  Fast hierarchical intra angular mode selection for high efficiency video coding , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[15]  Teuvo Kohonen,et al.  The self-organizing map , 1990 .

[16]  David R. Kaeli,et al.  Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems , 2007, Trans. High Perform. Embed. Archit. Compil..

[17]  Zhan Ma,et al.  Frame buffer compression for low-power video coding , 2011, 2011 18th IEEE International Conference on Image Processing.

[18]  S. Goto,et al.  A Low-Complexity HEVC Intra Prediction Algorithm Based on Level and Mode Filtering , 2012, 2012 IEEE International Conference on Multimedia and Expo.

[19]  Anantha Chandrakasan,et al.  A 0.7-V 1.8-mW H.264/AVC 720p Video Decoder , 2009, IEEE Journal of Solid-State Circuits.

[20]  Muhammad Shafique,et al.  Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application-Specific Platforms , 2010, J. Signal Process. Syst..

[21]  G. Golub,et al.  Updating formulae and a pairwise algorithm for computing sample variances , 1979 .

[22]  Wei Jiang,et al.  Gradient based fast mode decision algorithm for intra prediction in HEVC , 2012 .

[23]  Sergio Bampi,et al.  Adaptive power management of on-chip video memory for Multiview Video Coding , 2012, DAC Design Automation Conference 2012.

[24]  Liang-Gee Chen,et al.  Power-aware multimedia: concepts and design perspectives , 2007, IEEE Circuits and Systems Magazine.

[25]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[26]  Jung Ho Ahn,et al.  McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[27]  Henrique S. Malvar,et al.  Low-complexity transform and quantization in H.264/AVC , 2003, IEEE Trans. Circuits Syst. Video Technol..

[28]  Jhing-Fa Wang,et al.  A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[29]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[30]  N. Stander,et al.  A dynamic penalty function method for the solution of structural optimization problems , 1994 .