Capacity planning with sequential two-level time constraints in the back-end process of wafer fabrication

A time constraint is a queue-time boundary that is set between particular sequential operations to ensure final product yield. These time boundaries, called ‘sequential time constraints’, can be found in a series of operations on the back-end of wafer fabrication. Wafers exceeding the time constraints are traced through the fabrication process, but generally pass through the remaining processes. Nonetheless, it is a waste of capacity to continue processing wafers with unacceptable yield. Unfortunately, these unacceptable wafers cannot be identified before the wafer acceptance test using the current control policy. This work proposes a control rule for two-level time constraints with capacity planning methodology under this rule. Wafers exceeding the lower time constraints will be treated as normal wafers; however, once wafers exceed the upper time constraint, they will be scrapped immediately. In the capacity planning model, a GI/G/m queuing network is applied to determine the required number of machines. By pre-setting target yields, the rates of wafers being marked or scrapped can be controlled. Furthermore, a novel scheme–regarding machine failures as irregular customers–is introduced to describe the effect of service interruptions. The results show that the proposed control rule and capacity planning model can more effectively resolve the issues of sequential time constraints. Moreover, the results of the analysis indicate that the current capacity expansion policy of the semiconductor industry should be re-examined.

[1]  Hong Chen,et al.  Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication , 1988, Oper. Res..

[2]  S. D. Wu,et al.  Managing Capacity in the High-Tech Industry: A Review of Literature , 2005 .

[3]  David D. Yao,et al.  A queueing network model for semiconductor manufacturing , 1996 .

[4]  Stuart Bermon,et al.  Capacity planning under demand uncertainty for semiconductor manufacturing , 2003 .

[5]  R. C. Leachman,et al.  A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations , 1996 .

[6]  Reha Uzsoy,et al.  A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING , 1992 .

[7]  Robert C. Leachman,et al.  On Capacity Modeling for Production Planning with Alternative Machine Types , 1992 .

[8]  Shu-Hsing Chung,et al.  Cycle time estimation for wafer fab with engineering lots , 2002 .

[9]  Sheng-Hung Chang,et al.  Model to determine the backup capacity of a wafer foundry , 2005 .

[10]  Jennifer K. Robinson,et al.  Capacity planning for semiconductor wafer fabrication with time constraints between operations , 1999, WSC '99.

[11]  K. Srinivasan,et al.  Correlation between yield and waiting time: a quantitative study , 1995, Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'.

[12]  Alexander K. Schömig On the corrupting influence of variability in semiconductor manufacturing , 1999, WSC '99.

[13]  B. Avi-Itzhak,et al.  A Many-Server Queue with Service Interruptions , 1968, Oper. Res..

[14]  ROBERT M.E. CHRISTIE,et al.  Semiconductor capacity planning: stochastic modeling and computational studies , 2002 .

[15]  Michael Andersson,et al.  A simulation based decision support approach for operational capacity planning in a customer order driven assembly line , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[16]  Ying-Mei Tu,et al.  Capacity Determination Model with Time Constraints and Batch Processing in Semiconductor Wafer Fabrication , 2006 .

[17]  Ward Whitt,et al.  APPROXIMATIONS FOR THE GI/G/m QUEUE , 1993 .

[18]  D. C. Page,et al.  Queuing network analysis approach for estimating the sizes of the time buffers in Theory of Constraints-controlled production systems , 2004 .

[19]  W. Whitt,et al.  The Queueing Network Analyzer , 1983, The Bell System Technical Journal.