On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit?
暂无分享,去创建一个
[1] H.I. Smith,et al. Electron velocity overshoot at room and liquid nitrogen temperatures in silicon inversion layers , 1988, IEEE Electron Device Letters.
[2] David J. Frank,et al. Monte Carlo analysis of semiconductor devices: the DAMOCLES program , 1990 .
[3] Y. Taur,et al. A new 'shift and ratio' method for MOSFET channel-length extraction , 1992, IEEE Electron Device Letters.
[4] Dimitri A. Antoniadis. Physics and Technology for MOSFETs at 0.1 micron and Below , 1993, ESSDERC '93: 23rd European solid State Device Research Conference.
[5] L. T. Su,et al. A study of deep-submicron MOSFET scaling based on experiment and simulation , 1995 .
[6] Mark S. Lundstrom. Elementary scattering theory of the Si MOSFET , 1997, IEEE Electron Device Letters.
[7] T. Mizuno,et al. Experimental study of nonstationary electron transport in sub-0.1 μm metal–oxide–silicon devices: Velocity overshoot and its degradation mechanism , 1997 .
[8] Asymmetry in effective-channel length of n- and p-MOSFETs , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.
[9] D. Frank,et al. 25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[10] S. Datta,et al. Performance limits of silicon MOSFET's , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[11] J. Wortman,et al. Estimation of the effects of remote charge scattering on electron mobility of n-MOSFETs with ultrathin gate oxides , 2000 .