In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis

In this paper, we propose a method and the required architecture for characterizing the propagation delays of the through Silicon vias (TSVs) in a 3-D IC. First of all, every two TSVs are paired up to form an oscillation ring with some peripheral circuits. Their joint performance can thus be measured roughly by the oscillation period of the ring. Next, we utilize a technique called sensitivity analysis to further derive the propagation delay of each individual TSV participating in an oscillation ring-a distilling process. In this process, we perturb the strength of the two TSV drivers, and then measure their effects in terms of the change of the oscillation ring's period. By some following analysis, the propagation delay of each TSV can be revealed. On top of scheme, we also present an architecture that can activate the performance characterization process of each test unit - that consists of two TSVs - one at a time in a proper sequence. The area overhead is only 18.97 equivalent two-input NAND gate per TSV, by which one can gain the ability to profile the capacitances and the propagation delays of the TSVs on a 3-D IC.

[1]  Jian-Qiang Lu,et al.  3 D Integration : Why , What , Who , When ? SECTION 1 , .

[2]  Magdy S. Abadir,et al.  Oscillation Ring Delay Test for High Performance Microprocessors , 2000, J. Electron. Test..

[3]  Shi-Yu Huang,et al.  Performance Characterization of TSV in 3D IC via Sensitivity Analysis , 2010, 2010 19th IEEE Asian Test Symposium.

[4]  Ding-Ming Kwai,et al.  On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification , 2009, 2009 Asian Test Symposium.

[5]  Chauchin Su,et al.  IEEE Standard 1500 Compatible Oscillation Ring Test Methodology for Interconnect Delay and Crosstalk Detection , 2007, J. Electron. Test..

[6]  Ding-Ming Kwai,et al.  3D integration opportunities, issues, and solutions: a designer's perspective , 2009, Lithography Asia.

[7]  L. S. Dutta,et al.  Application of ring oscillators to characterize transmission lines in VLSI circuits , 1995 .

[8]  R. Suaya,et al.  Compact AC modeling and analysis of Cu, W, and CNT based through-silicon vias (TSVs) in 3-D ICs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[9]  Alessandro Bogliolo,et al.  Measuring the effects of process variations on circuit performance by means of digitally-controllable ring oscillators , 2003, International Conference on Microelectronic Test Structures, 2003..

[10]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.

[11]  P.R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[12]  Bharadwaj S. Amrutur,et al.  Within-die gate delay variability measurement using re-configurable ring oscillator , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[13]  Chauchin Su,et al.  All digital built-in delay and crosstalk measurement for on-chip buses , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[14]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.

[15]  Luca Benini,et al.  A low-overhead fault tolerance scheme for TSV-based 3D network on chip links , 2008, ICCAD 2008.

[16]  Chung Len Lee,et al.  Oscillation ring based interconnect test scheme for SoC , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[17]  Xiaoxia Wu,et al.  Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.