An Optimized Simulation-Based Fault Injection and Test Vector Generation Using VHDL to Calculate Fault Coverage

A technique is described for the automatic insertion of fault models into VHDL gate models, using a specific algorithm to calculate fault coverage. This procedure does not require any modification to the structural description of a circuit using these models. Additional optimized algorithms are added to illustrate better calculation of fault coverage of a VHDL based combinational logic circuit.

[1]  Bashir M. Al-Hashimi,et al.  Power-constrained testing of VLSI circuits , 2003 .

[2]  Irith Pomeranz,et al.  Procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration , 1998, Proceedings Design, Automation and Test in Europe.

[3]  Jacob A. Abraham,et al.  FERRARI: A Flexible Software-Based Fault and Error Injection System , 1995, IEEE Trans. Computers.

[4]  Henrique Madeira,et al.  Xception: Software Fault Injection and Monitoring in Processor Functional Units1 , 1995 .

[5]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[6]  Kang G. Shin,et al.  DOCTOR: an integrated software fault injection environment for distributed real-time systems , 1995, Proceedings of 1995 IEEE International Computer Performance and Dependability Symposium.

[7]  Johan Karlsson,et al.  Using heavy-ion radiation to validate fault-handling mechanisms , 1994, IEEE Micro.

[8]  Dhiraj K. Pradhan,et al.  Fault Injection: A Method for Validating Computer-System Dependability , 1995, Computer.

[9]  Alfredo Benso,et al.  A fault injection environment for microprocessor-based boards , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[10]  Michael Nicolaidis.  Design for soft-error robustness to rescue deep submicron scaling , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Barry W. Johnson,et al.  A Fault Injection Technique for VHDL Behavioral-Level Models , 1996, IEEE Des. Test Comput..

[12]  J. Paul Roth,et al.  Techniques for the diagnosis of switching circuit failures , 1961, SWCT.

[13]  Ravishankar K. Iyer,et al.  Experimental analysis of computer system dependability , 1996 .