Undeviating Adaptive Sheltered Cryptography (UASC) method based low power and high secure cache memory design

Abstract The prerequisite of data security on network has turned out to be more important. Cryptography is a technique to give data privacy, acceptability and integrity. There are such significant number of difficulties to realize cryptography algorithm, for example, execution time, memory requirement, and intention control. In this work, a high secure and low power use of cache memory is implemented for utilizing a new cryptography method specifically named as Undeviating Adaptive Sheltered Cryptography (UASC) algorithm. The outline of the proposed memory has been altered by the expansion of all validation supervisors required by the equipment usage of Advanced Encryption Standard (AES). In addition, UASC has been incorporated into real time application to permit a self-encryption based on full self-rule. Therefore, compared with the conventional design comprising of a crypto-block and an isolated memory, this new method will prompt an imperative decrease of data interactions among the encryption procedure. The proposed work is depicted utilizing Verilog language, synthesized and actualized utilizing Xilinx ISE suite based Field Programmable Gate Array (FPGA) devices. Synthesis results demonstrate that the proposed configuration accomplishes higher efficiency than the previous executions by decreasing area while keeping up a moderate throughput/Look UpTable (LUT) ratio. The proposed configuration is additionally more productive as far as power utilization is concerned. As compared with conventional method, the proposed Undeviating Adaptive Sheltered Cryptography achieves low power consumption for 23.02 μw and execution time is 9.5 s.