论文信息 - Energy efficient current-mode signaling scheme

Energy efficient current-mode signaling scheme

This paper describes a novel energy-efficient current-mode signaling scheme (CMS scheme) for long on-chip interconnects. The scheme was fabricated in 180nm process. Measurement results show that the proposed 6mm long link offers 22% improvement in delay with 81% lower energy consumption at 0.62Gbps over the voltage-mode scheme. The proposed scheme offers 20% improvement in power-delay-product over the CMS scheme proposed by Katoch et al. in [5]. Furthermore, it is less sensitive to intra-die variations.

Maryam Shojaei Baghini | Marshnil Dave | Mahavir Jain | Rajkumar Satkuri | Dinesh Sharma

[1] Harry J. M. Veendrick,et al. High speed current-mode signaling circuits for on-chip interconnects , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .

[3] Jian Xu,et al. A 32Gb/s On-chip Bus with Driver Pre-emphasis Signaling , 2006, IEEE Custom Integrated Circuits Conference 2006.

[4] Wayne P. Burleson,et al. An Energy-efficient Multi-bit Quaternary Current-mode Signaling for On-chip Interconnects , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5] Wayne P. Burleson,et al. Robust multi-level current-mode on-chip interconnect signaling in the presence of process variations , 2005, Sixth international symposium on quality electronic design (isqed'05).

[6] Maryam Shojaei Baghini,et al. A process variation tolerant, high-speed and low-power current mode signaling scheme for on-chip interconnects , 2009, GLSVLSI '09.

[7] B. Nauta,et al. A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects , 2006, IEEE Journal of Solid-State Circuits.