A pixel-configurable CMOS image sensor for an intelligent surveillance system

A CMOS Image Sensor (CIS) mounted on a surveillance system does not always record a picture in a high resolution mode. In a normal state without any events or accidents, it is possible to take a picture in a low resolution mode to reduce power consumption. In this paper, a novel low power CIS which has two kinds of resolution mode is discussed to implement an intelligent surveillance system. Further, a pixel sub-sampling and a column shut-down technique are proposed. The prototype CIS chip is based on a 0.1μm CMOS process and satisfies a QVGA resolution (320×240) with a pitch of 5.0 μm and a 4-Tr active-pixel sensor structure. The fabricated CIS is composed of an analog correlated double sampling (CDS), an 8-bit single-slope ADC, and a digital counter. The operating speed of the CIS is 50 frame/s with a power consumption of 9.8mW at 2.8V(Analog)/1.5 V(Digital) power supply. When the pixel-configurable technique is used, the power consumption is about 2.7mW in a 1/4 low resolution mode. Therefore, the power consumption is drastically reduced, when the proposed technique is adopted.

[1]  Minho Kwon,et al.  A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs , 2011, IEEE Journal of Solid-State Circuits.

[2]  M.F. Snoeij,et al.  A CMOS Imager With Column-Level ADC Using Dynamic Column Fixed-Pattern Noise Reduction , 2006, IEEE Journal of Solid-State Circuits.

[3]  Hong-Yi Huang,et al.  CMOS image sensor binning circuit for low-light imaging , 2011, 2011 IEEE Symposium on Industrial Electronics and Applications.

[4]  G. Han,et al.  High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers , 2007 .

[5]  Dongsoo Kim,et al.  A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs , 2009, IEEE Transactions on Electron Devices.

[6]  Ham Seog-Heon,et al.  A CMOS Image Sensor with Analog Gamma Correction using a Nonlinear Single Slope ADC , 2006 .

[7]  Seog-Heon Ham,et al.  A new Correlated Double Sampling and Single slope ADC circuit for CMOS Image Sensors , 2004 .

[8]  Orly Yadid-Pecht,et al.  Morton (Z) scan based real-time variable resolution CMOS image sensor , 2005, IEEE Trans. Circuits Syst. Video Technol..

[9]  Takayoshi Yamada,et al.  A 140dB-Dynamic-Range MOS Image Sensor with In-Pixel Multiple-Exposure Synthesis , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Dennis Sylvester,et al.  A 0.45–0.7V sub-microwatt CMOS image sensor for ultra-low power applications , 2009, 2009 Symposium on VLSI Circuits.

[11]  J.N. Burghartz,et al.  High Dynamic Range CMOS Imager Technologies for Biomedical Applications , 2009, IEEE Journal of Solid-State Circuits.

[12]  S. Watanabe,et al.  A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[13]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  M.F. Snoeij,et al.  Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.