Low-IF topologies for high-performance analog front ends of fully integrated receivers

When it comes to integratability, the zero-intermediate frequency (IF) receiver is an alternative for the heterodyne or IF receiver. In recent years, the zero-IF receiver has been introduced in several applications, but its performance cannot be compared to that of the IF receiver yet. This lower performance is closely related to its baseband operation, resulting in filter saturation and distortion, both caused by DC-offsets and self-mixing at the inputs of the mixers. The low-IF receiver has a topology which is closely related to the zero-IF receiver, but it does not operate in the baseband, only near the baseband. The consequences are that, as for the zero-IF receiver, the implementation of a low-IF receiver can be done with a high degree of integration, however, its performance can be better. In this paper, the fundamental principles of the low-IF receiver topology are introduced. Different low-IF receiver topologies are synthesized and fully analyzed in this paper. This is done by applying the complex signal technique-a technique used in digital applications to the study of analog receiver front ends.

[1]  K. S. Shanmugam,et al.  Digital and analog communication systems , 1979 .

[2]  Haviland,et al.  A Cordic Arithmetic Processor Chip , 1980, IEEE Transactions on Computers.

[3]  Günter Wackersreuther.  On two-dimensional polyphase filter banks , 1986, IEEE Trans. Acoust. Speech Signal Process..

[4]  A. Abidi,et al.  A 12.5 MHz CMOS continuous time bandpass filter , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  Asad A. Abidi,et al.  CMOS active filter design at very high frequencies , 1990 .

[6]  M. Rahier,et al.  A 270 kbit/s 35 mW modulator IC for GSM cellular radio hand-held terminals , 1990 .

[7]  Richard Schreier,et al.  Decimation for bandpass sigma-delta analog-to-digital conversion , 1990, IEEE International Symposium on Circuits and Systems.

[8]  G. Groenewold.  The design of high dynamic range continuous-time integratable bandpass filters , 1991 .

[9]  M.D. M'Donald.  A Dect Transceiver Chip Set , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  W. Kang,et al.  Designing filters for polyphase filter banks , 1992 .

[11]  J. Silva-Martinez,et al.  Design techniques for high-performance full-CMOS OTA-RC continuous-time filters , 1992, IEEE Journal of Solid-State Circuits.

[12]  W. Sansen,et al.  A High-Frequency and High-Resolution Fourth-Order ΣΔ A/D Converter in BICMOS Technology , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[13]  Willy Sansen,et al.  A high-frequency and high- resolution fourth-order sigma-delta A/D converter in BICMOS technology , 1993 .

[14]  Didier Rene Haspeslagh,et al.  An analog radio front-end chip set for a 1.9 GHz mobile radio telephone application , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[15]  D. Rabaey,et al.  The Challenges for analog circuit design in Mobile radio VLSI chips , 1994 .