A Flexible Analytic Model for a Dynamic Task-Scheduling Unit for Heterogeneous MPSoCs

In this paper, a heterogeneous Multiprocessor System-on-Chip (MPSoC), controlled by a dedicated task scheduling unit, is presented. This unit, known as CoreManager, is responsible for dynamic data-dependency checking, task scheduling, processing element allocation and data-transfer management. Three different CoreManager approaches are analyzed and compared. An analytical model is derived for each CoreManager implementation. The configuration parameters for the models are determined through system analysis. For this purpose, a tool flow has been developed to build the MPSoC and generate data traces. For the benchmarks employed, the relative error of the analytical model was shown to be lower than 6.3 % on component and 6.9 % on system level compared to the measurements. Keywords-Heterogeneous MPSoC, Dynamic Task Scheduling, CoreManager, Analytical Model

[1]  Samuel Williams,et al.  The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .

[2]  H. G. Rotithor.  Taxonomy of dynamic task scheduling schemes in distributed computing systems , 1994 .

[3]  Rosa M. Badia,et al.  CellSs: a Programming Model for the Cell BE Architecture , 2006, ACM/IEEE SC 2006 Conference (SC'06).

[4]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[5]  J. Glossner,et al.  The sandbridge SB3011 SDR platform , 2006, Joint IST Workshop on Mobile Future, 2006 and the Symposium on Trends in Communications. SympoTIC '06..

[6]  G. Theodoridis,et al.  Enhancing Embedded Processors with Specific Instruction Set Extensions for Network Applications , 2005, 2005 IEEE Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications.

[7]  Albert Wang,et al.  Hardware/software instruction set configurability for system-on-chip processors , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[8]  Jaehwan Lee,et al.  A comparison of the RTU hardware RTOS with a hardware/software RTOS , 2003, ASP-DAC '03.

[9]  Rainer Leupers,et al.  Task management in MPSoCs: An ASIP approach , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[10]  Matteo Frigo,et al.  The implementation of the Cilk-5 multithreaded language , 1998, PLDI.

[11]  Gerhard Fettweis,et al.  Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit , 2012, 2012 IEEE Computer Society Annual Symposium on VLSI.

[12]  P. Hanrahan,et al.  Sequoia: Programming the Memory Hierarchy , 2006, ACM/IEEE SC 2006 Conference (SC'06).

[13]  Daniel A. Brokenshire,et al.  Introduction to the Cell Broadband Engine Architecture , 2007, IBM J. Res. Dev..

[14]  Gerhard Fettweis,et al.  Power aware heterogeneous MPSoC with dynamic task scheduling and increased data locality for multiple applications , 2010, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[15]  Gerhard Fettweis,et al.  Guaranteed service virtual channel allocation in NoCs for run-time task scheduling , 2011, 2011 Design, Automation & Test in Europe.

[16]  G. Fettweis,et al.  A fully programmable 40 GOPS SDR single chip baseband for LTE/WiMAX terminals , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.