DESIGN OF 16-BIT LOW POWER ALU - DBGPU
暂无分享,去创建一个
Hyma Soman | Sarat Kumar Sahoo | R. Dhanabal | S. Sahoo | R. Dhanabal | Bharathi | Saira Salim | Bincy Thomas | Bincy Thomas | Saira Salim | H. Soman
[1] Sarat Kumar Sahoo,et al. VLSI implementation of a high speed single precision floating point unit using verilog , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.
[2] George Joseph,et al. Comparison of Existing Multipliers and Proposal of a New Design for Optimized Performance , 2013 .
[3] Ashok K. Saxena,et al. Design of Low Power High Speed ALU Using Feedback Switch Logic , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.
[4] R. Reis,et al. Low power 3–2 and 4–2 adder compressors implemented using ASTRAN , 2012, 2012 IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS).
[6] Jeong Beom Kim,et al. Low-Power Carry Look-Ahead Adder with Multi-Threshold Voltage CMOS Technology , 2007, 2007 International Semiconductor Conference.
[7] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.
[8] Rameshwar Rao,et al. AREA optimized low power arithmetic and logic unit , 2011, 2011 3rd International Conference on Electronics Computer Technology.
[9] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[10] 김정범,et al. Low-Power Carry Look-Ahead Adder With Multi-Threshold Voltage CMOS Technology , 2007 .