A BIST architecture for testing LUTs in a Virtex-4 FPGA

............................................................................................................................ iii Acknowledgements .......................................................................................................... vi Table of

[1]  Bradley Fletcher Dutton.  Embedded Soft-Core Processor-Based Built-In Self-Test of Field Programmable Gate Arrays , 2010 .

[2]  Said Hamdioui.  Testing Static Random Access Memories , 2004 .

[3]  Olivier Héron,et al.  On the reliability evaluation of SRAM-based FPGA designs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[4]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[6]  Yervant Zorian,et al.  An effective BIST scheme for ring-address type FIFOs , 1994, Proceedings., International Test Conference.

[7]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[8]  Charles E. Stroud,et al.  Built-in Self-Test for Memory Resources in Virtex-4 Field Programmable Gate Arrays , 2009, CATA.

[9]  Mohsin M. Jamali,et al.  Test, diagnosis and fault simulation of embedded RAM modules in SRAM-based FPGAs , 2007 .

[10]  Parag K. Lala.  Digital circuit testing and testability , 1997 .

[11]  Hideo Fujiwara,et al.  Universal test complexity of field-programmable gate arrays , 1995, Proceedings of the Fourth Asian Test Symposium.

[12]  Vishwani D. Agrawal,et al.  High-performance circuit testing with slow-speed testers , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[13]  T. Bergfeld,et al.  Diagnostic testing of embedded memories using BIST , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[14]  Y. Zhang,et al.  A programmable BIST for DRAM testing and diagnosis , 2010, 2010 IEEE International Test Conference.

[15]  Kaushik Roy,et al.  Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Said Hamdioui,et al.  Advanced embedded memory testing: Reducing the defect per million level at lower test cost , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[17]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[18]  Martin Rozkovec,et al.  An evaluation of the application dependent FPGA test method , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[19]  Charles E. Stroud,et al.  BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Wang,et al.  System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .

[21]  Arnaud Virazel,et al.  Optimized march test flow for detecting memory faults in SRAM devices under bit line coupling , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[22]  Zainalabedin Navabi,et al.  An efficient BIST method for testing of embedded SRAMs , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[23]  You-Ren Wang,et al.  An Effective Test Algorithm and Diagnostic Implementation for Embedded Static Random Access Memories , 2011, J. Circuits Syst. Comput..

[24]  Mohammed Niamat,et al.  FPGA memory testing technique using BIST , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[25]  Jia Yao,et al.  System-level Built-In Self-Test of global routing resources in Virtex-4 FPGAs , 2009, 2009 41st Southeastern Symposium on System Theory.

[26]  Jacob A. Abraham,et al.  Efficient Algorithms for Testing Semiconductor Random-Access Memories , 1978, IEEE Transactions on Computers.

[27]  Tian Xia,et al.  An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults , 2006, J. Electron. Test..

[28]  Vishwani D. Agrawal,et al.  A Tutorial on Built-in Self-Test. I. Principles , 1993, IEEE Des. Test Comput..

[29]  Justin Lewis Dailey.  Analysis and Implementation of Built-In Self-Test for Block Random Access Memories in Virtex-5 Field Programmable Gate Arrays , 2011 .

[30]  Mohab Anis,et al.  Variation-Tolerant SRAM Write and Read Assist Techniques , 2013 .

[31]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[32]  Mohammed Niamat,et al.  Testing faults in SRAM memory of Virtex-4 FPGA , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[33]  Jeffrey T. Draper,et al.  DEC ECC design to improve memory reliability in Sub-100nm technologies , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[34]  Charles E. Stroud.  A Designer's Guide to Built-In Self-Test , 2002 .

[35]  A. Razak,et al.  Modeling and simulation of finite state machine Memory Built-in Self Test architecture for embedded memories , 2007, 2007 Asia-Pacific Conference on Applied Electromagnetics.

[36]  Arnaud Virazel,et al.  Resistive-open defects in embedded-SRAM core cells: analysis and march test solution , 2004, 13th Asian Test Symposium.

[37]  Yervant Zorian,et al.  SRAM-Based FPGAs: Testing the Embedded RAM Modules , 1999, J. Electron. Test..

[38]  Said Hamdioui.  Testing Static Random Access Memories: Defects, Fault Models and Test Patterns , 2004 .

[39]  Eric Karl,et al.  Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6V 32nm LP SRAM , 2011, 2011 International Electron Devices Meeting.

[40]  Paolo Prinetto,et al.  Industrial BIST of embedded RAMs , 1995, IEEE Design & Test of Computers.

[41]  Fabrizio Lombardi,et al.  Testing memory modules in SRAM-based configurable FPGAs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).