Power-efficient application-specific VLIW processor for turbo decoding

A method permits coprocessors to be embedded inside a programmable VLIW processor. Synchronization of the coprocessors and the VLIW processor is determined at compile-time by the VLIW scheduler. The implementation of a power-efficient turbo decoder demonstrates the effectiveness of this method.

[1]  Wim F. J. Verhaegh,et al.  PHIDEO: High-level synthesis for high throughput applications , 1995, J. VLSI Signal Process..

[2]  Marco Bekooij,et al.  Scheduling coarse-grain operations for VLIW processors , 2000, ISSS '00.

[3]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.