All digital duty-cycle corrector for integrated phase noise improvement in phase-locked loop

This paper presents an all-digital duty-cycle corrector (DCC) for integrated phase noise (IPN) improvement in phase-locked loops (PLL). The proposed DCC implies a duty cycle adjustor (DCA) that adjusts the output duty regardless of the input duty. The duty range of the proposed DCA is extended by the feedback loop code which is generated by reducing the duty-cycle error (DCE) within a feedback loop using a proposed cyclic time-to-digital converter. The test chip was fabricated in a 40-nm CMOS process, and it occupied an active area of 0.039 mm2. The measured DCE of the proposed DCC is less than 1.16%. In addition, the measurements were performed by applying the proposed DCC along with a reference doubler to a PLL. The measurement results show an approximately 21-dB reduction in reference spurs with 7.29 dB and 0.54° improvement in in-band PN and overall IPN of PLL, respectively.

[1]  Shen-Iuan Liu,et al.  A Wide-Range All-Digital Duty Cycle Corrector with a Period Monitor , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[2]  Li Lin,et al.  9.4 A 28nm CMOS digital fractional-N PLL with −245.5dB FOM and a frequency tripler for 802.11abgn/ac radio , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  Soo-Won Kim,et al.  All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Meng Zhang,et al.  All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Shen-Iuan Liu,et al.  All-Digital Fast-Locked Synchronous Duty-Cycle Corrector , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Shen-Iuan Liu,et al.  All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles , 2006 .

[8]  Yintang Yang,et al.  A low-jitter wide-range duty cycle corrector for high-speed high-precision ADC , 2015, Microelectron. J..

[9]  Jianhui Wu,et al.  1 MHz–3.5 GHz, wide range input duty 50% output duty cycle corrector , 2012 .

[10]  Gyung-Su Byun,et al.  A low-power low-jitter DLL with a differential closed-loop duty cycle corrector , 2017 .

[11]  Kyeong-Woo Kim,et al.  A Stability-Secured Loop Bandwidth Controllable Frequency Synthesizer for Multi-Band Mobile DTV Tuners , 2015 .

[12]  Tsung-Hsien Lin,et al.  A Synchronous 50% Duty-Cycle Clock Generator in 0.35-$\mu$m CMOS , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Donghyun Baek,et al.  A 0.93-mA Spur-Enhanced Frequency Synthesizer for L1/L5 Dual-Band GPS/Galileo RF Receiver , 2010, IEEE Microwave and Wireless Components Letters.

[14]  George Souliotis,et al.  Analogue feedback inverter based duty-cycle correction , 2017 .

[15]  Ahmed Elkholy,et al.  8.6 A 2.5-to-5.75GHz 5mW 0.3psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).