SMAS: A Generalized and Efficient Framework for Computationally Expensive Electronic Design Optimization Problems

Many electronic design automation (EDA) problems encounter computationally expensive simulations, making simulation-based optimization impractical for many popular synthesis methods. Not only are they computationally expensive, but some EDA problems also have dozens of design variables, tight constraints, and discrete landscapes. Few available computational intelligence (CI) methods can solve them effectively and efficiently. This chapter introduces a surrogate model-aware evolutionary search (SMAS) framework, which is able to use much fewer expensive exact evaluations with comparable or better solution quality. SMAS-based methods for mm-wave integrated circuit synthesis and network-on-chip parameter design optimization are proposed and are tested on several practical problems. Experimental results show that the developed EDA methods can obtain highly optimized designs within practical time limitations.

[1]  Bernhard Sendhoff,et al.  Generalizing Surrogate-Assisted Evolutionary Computation , 2010, IEEE Transactions on Evolutionary Computation.

[2]  Sriram R. Vangal,et al.  A 2 Tb/s 6$\,\times\,$ 4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[3]  Thomas Bäck,et al.  Metamodel-assisted mixed integer evolution strategies and their application to intravascular ultrasound image analysis , 2008, 2008 IEEE Congress on Evolutionary Computation (IEEE World Congress on Computational Intelligence).

[4]  Bernhard Sendhoff,et al.  A framework for evolutionary optimization with approximate fitness functions , 2002, IEEE Trans. Evol. Comput..

[5]  Francisco V. Fernández,et al.  Automated Design of Analog and High-frequency Circuits - A Computational Intelligence Approach , 2013, Studies in Computational Intelligence.

[6]  Filip De Turck,et al.  Blind Kriging: Implementation and performance analysis , 2012, Adv. Eng. Softw..

[7]  Georges G. E. Gielen,et al.  GASPAD: A General and Efficient mm-Wave Integrated Circuit Synthesis Method Based on Surrogate Model Assisted Evolutionary Algorithm , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Andrew A. Chien,et al.  The future of microprocessors , 2011, Commun. ACM.

[9]  Gul N. Khan,et al.  High performance NoC synthesis using analytical modeling and simulation with optimal power and minimal IC area , 2013, J. Syst. Archit..

[10]  Arthur Nieuwoudt,et al.  Variability-Aware Multilevel Integrated Spiral Inductor Synthesis , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Kaustav Banerjee,et al.  A power-optimal repeater insertion methodology for global interconnects in nanometer designs , 2002 .

[12]  A. Niknejad.  Siliconization of 60 GHz , 2010, IEEE Microwave Magazine.

[13]  Carl E. Rasmussen,et al.  Gaussian processes for machine learning , 2005, Adaptive computation and machine learning.

[14]  Patrick Reynaert,et al.  A 60-GHz Outphasing Transmitter in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[15]  M. Stein.  Large sample properties of simulations using latin hypercube sampling , 1987 .

[16]  K. Deb.  An Efficient Constraint Handling Method for Genetic Algorithms , 2000 .

[17]  Sina Balkir,et al.  A Synthesis Tool for CMOS RF Low-Noise Amplifiers , 2008, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Andy J. Keane,et al.  Combining Global and Local Surrogate Models to Accelerate Evolutionary Optimization , 2007, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews).

[19]  Michiel Steyaert,et al.  Variation-Aware Analog Structural Synthesis: A Computational Intelligence Approach , 2009 .

[20]  Rainer Laur,et al.  Constrained Single-Objective Optimization Using Differential Evolution , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[21]  P. N. Suganthan,et al.  Differential Evolution Algorithm With Strategy Adaptation for Global Numerical Optimization , 2009, IEEE Transactions on Evolutionary Computation.

[22]  Georges G. E. Gielen,et al.  An Efficient High-Frequency Linear RF Amplifier Synthesis Method Based on Evolutionary Computation and Machine Learning Techniques , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Kiyong Choi,et al.  Parasitic-Aware Optimization of CMOS RF Circuits , 2003 .

[24]  David B. Fogel,et al.  Evolutionary Computation: Towards a New Philosophy of Machine Intelligence , 1995 .

[25]  Patrick Reynaert,et al.  A 60 GHz 14 dBm power amplifier with a transformer-based power combiner in 65 nm CMOS , 2011, International Journal of Microwave and Wireless Technologies.

[26]  Haym Hirsh,et al.  Informed operators: Speeding up genetic-algorithm-based design optimization using reduced models , 2000, GECCO.

[27]  Donald R. Jones,et al.  Efficient Global Optimization of Expensive Black-Box Functions , 1998, J. Glob. Optim..

[28]  J. Dennis,et al.  MANAGING APPROXIMATION MODELS IN OPTIMIZATION , 2007 .

[29]  Qingfu Zhang,et al.  A Gaussian Process Surrogate Model Assisted Evolutionary Algorithm for Medium Scale Expensive Optimization Problems , 2014, IEEE Transactions on Evolutionary Computation.

[30]  Qingfu Zhang,et al.  Behavioral study of the surrogate model-aware evolutionary search framework , 2014, 2014 IEEE Congress on Evolutionary Computation (CEC).

[31]  Joachim Haase,et al.  Process Variations and Probabilistic Integrated Circuit Design , 2011 .

[32]  Michael T. M. Emmerich,et al.  Single- and multiobjective evolutionary optimization assisted by Gaussian random field metamodels , 2006, IEEE Transactions on Evolutionary Computation.

[33]  Georges G. E. Gielen,et al.  Network on Chip optimization based on surrogate model assisted evolutionary algorithms , 2014, 2014 IEEE Congress on Evolutionary Computation (CEC).

[34]  R. Haftka,et al.  Ensemble of surrogates , 2007 .

[35]  Georges G. E. Gielen,et al.  Synthesis of Integrated Passive Components for High-Frequency RF ICs Based on Evolutionary Computation and Machine Learning Techniques , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Terrence S. T. Mak,et al.  Hybrid wire-surface wave interconnects for next-generation networks-on-chip , 2013, IET Comput. Digit. Tech..

[37]  R. Storn,et al.  Differential Evolution: A Practical Approach to Global Optimization (Natural Computing Series) , 2005 .

[38]  Luca Benini,et al.  Network-on-chip architectures and design methods , 2005 .

[39]  Ranga Vemuri,et al.  Layout-aware RF circuit synthesis driven by worst case parasitic corners , 2005, 2005 International Conference on Computer Design.

[40]  Michiel Steyaert,et al.  Variation-Aware Analog Structural Synthesis , 2009 .

[41]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[42]  Terrence S. T. Mak,et al.  Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).