NAND Flash Memory Organization and Operations

NAND flash memories are well known for their uncomplicated structure, low cost, and high capacity. Their typical characteristics include architecture, sequential reading, and high density. NAND flash memory is a non-volatile type of memory and has low power consumption. The erasing of NAND Flash memory is based on a block-wise base. Since cells in a flash chip will fail after a limited number of writes, limited write endurance is a key characteristic of flash memory. There are many noise causes such as read or program disturbs, retention process, charge leakage, trapping generation, etc. Preferably, all errors in the storage would be adjusted by the ECC algorithm. The conclusion of all mentioned parasitic factors creates a set of external and internal influences which affects variable behaviour of memory in time. To prepare a review of all the important factors that affect the reliability and life-cycle endurance of NAND flash memories and was our main motivation for this paper.

[1]  Nanning Zheng,et al.  LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives , 2013, FAST.

[2]  Anand Kulkarni,et al.  nand Flash Memory and Its Role in Storage Architectures , 2008, Proceedings of the IEEE.

[3]  Giovanni Campardo,et al.  Memory mass storage , 2011 .

[4]  Kewal K. Saluja,et al.  Testing flash memories , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[5]  Paolo Prinetto,et al.  Design and optimization of adaptable BCH codecs for NAND flash memories , 2013, Microprocess. Microsystems.

[6]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[7]  Peter Desnoyers,et al.  Write Endurance in Flash Drives: Measurements and Analysis , 2010, FAST.

[8]  Paul H. Siegel,et al.  Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[9]  Emad Samadiani,et al.  Energy efficient thermal management of data centers via open multi-scale design , 2009 .

[10]  Tei-Wei Kuo,et al.  An efficient fault detection algorithm for NAND flash memory , 2011, SIAP.

[11]  Rino Micheloni,et al.  Inside Solid State Drives (Ssds) , 2012 .

[12]  Rina Panigrahy,et al.  Design Tradeoffs for SSD Performance , 2008, USENIX Annual Technical Conference.

[13]  Roberto Ravasio,et al.  Error Correction Codes for Non-Volatile Memories , 2008 .

[14]  Luca Crippa,et al.  Inside NAND Flash Memories , 2010 .

[15]  A. Marelli,et al.  NAND overview: from memory to systems , 2010 .

[16]  Kyu Ho Park,et al.  Journal Remap-Based FTL for Journaling File System with Flash Memory , 2007, HPCC.

[17]  张戟,et al.  计算机中的新技术—Flash Memory , 1993 .

[18]  Tetsuo Endoh,et al.  Reliability issues of flash memory cells , 1993, Proc. IEEE.

[19]  Jason Heidecker.  NAND Flash Qualification Guideline , 2012 .

[20]  Guiqiang Dong,et al.  Error Correction Codes and Signal Processing in Flash Memory , 2011 .

[21]  Margaret J. Robertson,et al.  Design and Analysis of Experiments , 2006, Handbook of statistics.

[22]  Peter Desnoyers,et al.  Empirical evaluation of NAND flash memory performance , 2010, OPSR.

[23]  Chaitali Chakrabarti,et al.  Product Code Schemes for Error Correction in MLC NAND Flash Memories , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Youngjae Kim,et al.  DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings , 2009, ASPLOS.

[25]  Sivan Toledo,et al.  Mapping structures for flash memories: techniques and open problems , 2005, IEEE International Conference on Software - Science, Technology & Engineering (SwSTE'05).