Adiabatic Two-Phase CPAL Flip-Flops Operating on Near-Threshold and Super-Threshold Regions
暂无分享,去创建一个
[1] David Blaauw,et al. Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.
[2] Jianping Hu,et al. A Lower-Power Register File Based on Complementary Pass-Transistor Adiabatic Logic , 2005, IEICE Trans. Inf. Syst..
[3] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[4] Jian Ping Hu,et al. Near-Threshold Flip-Flops Using Clocked Adiabatic Logic in Nanometer CMOS Processes , 2011 .
[5] Jianping Hu,et al. Near-threshold adiabatic flip-flops based on PAL-2N circuits in nanometer CMOS processes , 2010, 2010 Second Pacific-Asia Conference on Circuits, Communications and System.
[6] Yu Cao,et al. New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[7] Jianping Hu,et al. Low-power adiabatic sequential circuits with complementary pass-transistor logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[8] David Bol,et al. Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits , 2009, ISLPED.
[9] Anantha Chandrakasan,et al. Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.