Functional verification coverage vs. physical stuck-at fault coverage

It is shown that a functional verification coverage model based on functional property model is a super set of nonredundant physical stuck-at faults in this paper. This paper overviews a methodology to validate and verify hardware or software systems where the specification is modeled as a finite functional property model. The methodology proposed can produce a short verification/test with short verification and test application time and high design verification/physical fault coverage.

[1]  Fabrizio Lombardi,et al.  On the verification and validation of protocols with high fault coverage using UIO sequences , 1992, [1992] Proceedings 11th Symposium on Reliable Distributed Systems.

[2]  John W. Carter.  Microprocessor Architecture and Microprogramming: A State Machine Approach , 1995 .

[3]  Fabrizio Lombardi,et al.  Protocol Conformance Testing by Discriminating UIO Sequences , 1991, PSTV.

[4]  Chi W. Yau,et al.  An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[5]  Kwang-Ting Cheng,et al.  A single-state-transition fault model for sequential machines , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Alfred V. Aho,et al.  An optimization technique for protocol conformance test generation based on UIO sequences and rural Chinese postman tours , 1991, IEEE Trans. Commun..