EMAX - An automatic extractor of high-level error models

Thzs paper presents E M A Y , a Hzgh-Level Error Model Automatzc Extractor EMAX szmulates all user-selected, low-level faults (at the gate and/or the swztch level) that may occur tmzde a procebsor chzp, and generates the error output patterns produced by the faulty czrcuzts. These generated patterns are used to extract hzgh-level error models. LVhen these error models are further analyzed, a sequence of znstructzons can be derzved whzch, when executed, produce the same error patterns as those obtatned when szmulatzng the hardware wzth low level faults When thzs sequence of znstructzons zs fed to a software fault and error znjectzon tool, zt wtll allow the use of accurate and c o ~ t effectzve hzgher level fault/error znlectzon patterns for ualtdatzng the dependabzlzty propertzes of a system. Error models extracted for an example processor are preserlted and are analyzed K e y w o r d s fault szmulatzon, hardware engzne, error model, fault znlectzon, dependabtlzty propertzes

[1]  Jean Arlat,et al.  Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..

[2]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[3]  Johan Karlsson,et al.  Evaluation of error detection schemes using fault injection by heavy-ion radiation , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[4]  Daniel P. Siewiorek,et al.  Observations on the Effects of Fault Manifestation as a Function of Workload , 1992, IEEE Trans. Computers.

[5]  Daniel P. Siewiorek,et al.  FIAT-fault injection based automated testing environment , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[6]  Dale L. Lomelino Error propagation in a digital avionic mini processor. M.S. Thesis , 1987 .

[7]  Jacob A. Abraham,et al.  Accurate characterization of error propagation in a highly parallel architecture , 1990 .

[8]  Ravishankar K. Iyer,et al.  Measurement-Based Analysis of Error Latency , 1987, IEEE Transactions on Computers.

[9]  R. K. Iyer,et al.  Impact of device level faults in a digital avionic processor , 1988 .

[10]  Luke T. Young,et al.  A Hybrid Monitor Assisted Fault Injection Environment , 1993 .

[11]  Jacob A. Abraham,et al.  Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.