Dynamic base register caching: a technique for reducing address bus width
暂无分享,去创建一个
[1] Edward S. Davidson,et al. Information content of CPU memory referencing behavior , 1977, ISCA '77.
[2] R. L. Sites,et al. ATUM: a new technique for capturing address traces using microcode , 1986, ISCA '86.
[3] R. D. Freeman,et al. CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory , 1987 .
[4] Alan Jay Smith,et al. Aspects of cache memory and instruction buffer performance , 1987 .
[5] Leslie Kohn,et al. The i860TM 64-bit supercomputing microprocessor , 1989, Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Supercomputing '89).
[6] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre , 1990, ISCA 1990.
[7] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.