Full-circuit SPICE simulation based validation of dynamic delay estimation

Power supply noise may have big impacts on the design performance in the latest technologies. Accurately mapping the IR-drop effect to real delay is a challenging task, which will directly impact the accuracy of IR-drop related performance evaluation, test, and diagnosis. In this paper, we first present our previous work on setting up an IR2Delay database for addressing this issue. We then propose a flow to validate this database by comparing it with full-circuit SPICE simulation results. In this flow, mixed-signal simulation is used, which can reuse the existing digital testbench as stimuli while maintaining the accuracy of SPICE simulation.

[1]  Susmita Sur-Kolay,et al.  A modeling approach for addressing power supply switching noise related failures of integrated circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Mark Mohammad Tehranipoor,et al.  Supply Voltage Noise Aware ATPG for Transition Delay Faults , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[3]  Mark Mohammad Tehranipoor,et al.  Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation , 2008, 2008 Design, Automation and Test in Europe.

[4]  Kenneth M. Butler,et al.  A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  Vinay Jayaram,et al.  Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[6]  Mark Mohammad Tehranipoor,et al.  Emulating and diagnosing IR-drop by using dynamic SDF , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[8]  Shuvra S. Bhattacharyya,et al.  Efficient simulation of critical synchronous dataflow graphs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[9]  Yang Wu,et al.  Effect of IR-Drop on Path Delay Testing Using Statistical Analysis , 2007, 16th Asian Test Symposium (ATS 2007).

[10]  Guido Gronthoud,et al.  Modeling Power Supply Noise in Delay Testing , 2007, IEEE Design & Test of Computers.

[11]  Mark Mohammad Tehranipoor,et al.  Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths , 2009, 2009 27th IEEE VLSI Test Symposium.

[12]  Aloysius K. Mok,et al.  Simulation-Verification: Biting at the State Explosion Problem , 2001, IEEE Trans. Software Eng..