A LDPC Decoder Based on Efficient Memory Design in DVB-S2 Standard
暂无分享,去创建一个
[1] Zhongjiang Yan,et al. LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA , 2019 .
[2] Emmanuel Boutillon,et al. LDPC decoder architecture for DVB-S2 and DVB-S2X standards , 2015, 2015 IEEE Workshop on Signal Processing Systems (SiPS).
[3] Andrew J. Blanksby,et al. Parallel decoding architectures for low density parity check codes , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[4] Wang Xiumin. Study on Design of LDPC Encoder and Decoder for DVB-S2 , 2012 .
[5] Naresh R. Shanbhag,et al. High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[6] Emmanuel Boutillon,et al. Conflict resolution for pipelined layered LDPC decoders , 2009, 2009 IEEE Workshop on Signal Processing Systems.
[7] D.E. Hocevar,et al. A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..
[8] Payam Pakzad,et al. Abstract—two Decoding Schedules and the Corresponding Serialized Architectures for Low-density Parity-check (ldpc) , 2001 .
[9] Emmanuel Boutillon,et al. High-speed conflict-free layered LDPC decoder for the DVB-S2, -T2 AND -C2 standards , 2013, SiPS 2013 Proceedings.