Compiling Verilog into Automata

[1]  Robert K. Brayton,et al.  Criteria for the Simple Path Property in Timed Automata , 1994, CAV.

[2]  Szu-Tsung Cheng,et al.  HSIS: A BDD-Based Environment for Formal Verification , 1994, 31st Design Automation Conference.

[3]  Robert K. Brayton,et al.  Alternating RQ Timed Automata , 1993, CAV.

[4]  Felice Balarin,et al.  Verilog HDL Modeling Styles for Formal Verification , 1993, CHDL.

[5]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[6]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[7]  R. Brayton,et al.  B L F-M V An Interchange Format for Design Verification and Synthesis , 1991 .

[8]  E. Allen Emerson,et al.  Temporal and Modal Logic , 1991, Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics.

[9]  Donald E. Thomas,et al.  The Verilog® Hardware Description Language , 1990 .

[10]  Robert K. Brayton,et al.  Multi-Valued Decision Diagrams , 1990 .

[11]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[12]  Brian W. Kernighan,et al.  The C Programming Language , 1978 .