Sparse chip equalizer for DS-CDMA downlink receivers

We present a low complexity sparse chip equalization scheme for DS-CDMA downlink receivers in which only a small number of filter taps are selected to be non-zero, thereby reducing the computational complexity significantly. Low complexity algorithms for selecting the timings and complex amplitudes of the sparse equalizer taps are proposed. The excellent performance achieved by this scheme combined with its low complexity makes it an attractive choice for the DS-CDMA based cellular downlink receivers.

[1]  Anja Klein,et al.  Data detection algorithms specially designed for the downlink of CDMA mobile radio systems , 1997, 1997 IEEE 47th Vehicular Technology Conference. Technology in Motion.

[2]  Hugo De Man,et al.  Space-time chip equalizer receivers for WCDMA forward link with time-multiplexed pilot , 2001, IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings (Cat. No.01CH37211).

[3]  Monisha Ghosh.  Adaptive chip-equalizers for synchronous DS-CDMA systems with pilot sequences , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[4]  Gregory E. Bottomley,et al.  A generalized RAKE receiver for interference suppression , 2000, IEEE Journal on Selected Areas in Communications.

[5]  D.T.M. Slock,et al.  A SINR maximizing RAKE receiver for DS-CDMA downlinks , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[6]  G. Kutz,et al.  On the performance of a practical downlink CDMA generalized RAKE receiver , 2002, Proceedings IEEE 56th Vehicular Technology Conference.