Performance limit of parallel electric field tunnel FET and improvement by modified gate and channel configurations
暂无分享,去创建一个
Takashi Matsukawa | Meishoku Masahara | K. Fukuda | Shinji Migita | Kazuhiko Endo | T. Mori | Yukinori Morita | Wataru Mizubayashi | Hiroyuki Ota | Shin-ichi O'Uchi | Y. X. Liu | A. Tanabe | K. Endo | Y. Morita | K. Fukuda | W. Mizubayashi | S. Migita | T. Matsukawa | S. O'Uchi | M. Masahara | H. Ota | Yongxun Liu | A. Tanabe | T. Mori
[1] First demonstration of drain current enhancement in SOI tunnel FET with vertical-tunnel-multiplication , 2012, 2012 IEEE International SOI Conference (SOI).
[2] Huili Grace Xing,et al. InAs/AlGaSb heterojunction tunnel field‐effect transistor with tunnelling in‐line with the gate field , 2012 .
[3] K. Endo,et al. Synthetic electric field tunnel FETs: Drain current multiplication demonstrated by wrapped gate electrode around ultrathin epitaxial channel , 2013, 2013 Symposium on VLSI Technology.
[4] Chenming Hu,et al. Green Transistor - A VDD Scaling Path for Future Low Power ICs , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).
[5] Qin Zhang,et al. Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.
[6] M. Shrivastava,et al. A Tunnel FET for $V_{DD}$ Scaling Below 0.6 V With a CMOS-Comparable Performance , 2011, IEEE Transactions on Electron Devices.
[7] Adrian M. Ionescu,et al. Ultra low power: Emerging devices and their benefits for integrated circuits , 2011, 2011 International Electron Devices Meeting.
[8] Meishoku Masahara,et al. Tunnel Field-Effect Transistor with Epitaxially Grown Tunnel Junction Fabricated by Source/Drain-First and Tunnel-Junction-Last Processes , 2013 .