Test Path Selection for Capturing Delay Failures Under Statistical Timing Model

This paper proposes a test path selection approach for capturing delay failures caused by the accumulated distributed small delay variations. First, a universal path candidate set U, which contains testable long paths, is generated. Second, given a path number threshold, path selection from U is performed with the objective of maximizing the capability to capture potential delay failures. The path selection problem is converted to a minimal space intersection problem, and a greedy path selection heuristics is proposed, the key point of which is to calculate the probability that all the paths in a specified path set meet the delay constraint. Statistical timing analysis technologies and heuristics are used in the calculation. Experimental results show that the proposed approach is time efficient and achieves higher probability of capturing delay failures than traditional path selection approaches.

[1]  Keith Baker,et al.  Defect-based delay testing of resistive vias-contacts a critical evaluation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  Kwang-Ting Cheng,et al.  False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation , 2002, DAC '02.

[3]  Lalit M. Patnaik,et al.  Line coverage of path delay faults , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Huawei Li,et al.  Testable Critical Path Selection Considering Process Variation , 2010, IEICE Trans. Inf. Syst..

[5]  Irith Pomeranz,et al.  On Selecting Testable Paths in Scan Designs , 2003, J. Electron. Test..

[6]  D. M. H. Walker,et al.  An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[7]  Sudhakar M. Reddy,et al.  On path selection in combinational logic circuits , 1988, DAC '88.

[8]  Janak H. Patel,et al.  Finding a small set of longest testable paths that cover every gate , 2002, Proceedings. International Test Conference.

[9]  Kwang-Ting Cheng,et al.  Critical path selection for delay fault testing based upon a statistical timing model , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  David Blaauw,et al.  Statistical Timing Analysis: From Basic Principles to State of the Art , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Michael S. Hsiao,et al.  Using Global Structural Relationships of Signals to Accelerate SAT-based Combinational Equivalence Checking , 2004, J. Univers. Comput. Sci..

[12]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Jinjun Xiong,et al.  Statistical Path Selection for At-Speed Test , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Huawei Li,et al.  Fast path selection for testing of small delay defects considering path correlations , 2010, 2010 28th VLSI Test Symposium (VTS).

[15]  Sandip Kundu,et al.  On statistical correlation based path selection for timing validation , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[16]  Robert C. Aitken,et al.  Nanometer Technology Effects on Fault Models for IC Testing , 1999, Computer.

[17]  Jinjun Xiong,et al.  Variation-aware performance verification using at-speed structural test and statistical timing , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[18]  Melvin A. Breuer,et al.  New Validation and Test Problems for High Performance Deep Sub-micron VLSI Circuits , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[19]  Kaushik Roy,et al.  Test challenges for deep sub-micron technologies , 2000, Proceedings - Design Automation Conference.

[20]  Irith Pomeranz,et al.  Selection of potentially testable path delay faults for test generation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[21]  D. Blaauw,et al.  Statistical delay computation considering spatial correlations , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[22]  Pallab Dasgupta,et al.  Event propagation for accurate circuit delay calculation using SAT , 2008, TODE.

[23]  Huawei Li,et al.  An Efficient Algorithm for Finding a Universal Set of Testable Long Paths , 2010, 2010 19th IEEE Asian Test Symposium.

[24]  Weiping Shi,et al.  Longest-path selection for delay test under process variation , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Huawei Li,et al.  On generation of a universal path candidate set containing testable long paths , 2010, 2010 IEEE International Test Conference.