Power-Aware Scheduling for Parallel Security Processors with Analytical Models
暂无分享,去创建一个
Jenq Kuen Lee | Wei-Kuan Shih | TingTing Hwang | Yung-Chia Lin | Yi-Ping You | Chung-Wen Huang | W. Shih | Jenq-Kuen Lee | Yi-Ping You | TingTing Hwang | Chung-Wen Huang | Yung-Chia Lin
[1] Kiyoung Choi,et al. Power conscious fixed priority scheduling for hard real-time systems , 1999, DAC '99.
[2] Dennis Gannon,et al. Performance evaluation and prediction for parallel algorithms on the BBN GP1000 , 1990, ICS '90.
[3] Cheng-Wen Wu,et al. A high-throughput low-cost AES cipher chip , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.
[4] Cheng-Wen Wu,et al. An improved Montgomery's algorithm for high-speed RSA public-key cryptosystem , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[5] Gurindar S. Sohi,et al. A static power model for architects , 2000, MICRO 33.
[6] Kaushik Roy,et al. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.
[7] Gang Quan,et al. Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors , 2001, DAC '01.
[8] Niraj K. Jha,et al. Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.
[9] Santosh Pande,et al. Optimizing Static Power Dissipation by Functional Units in Superscalar Processors , 2002, CC.
[10] Jenq Kuen Lee,et al. Compiler Analysis and Supports for Leakage Power Reduction on Microprocessors , 2002, LCPC.
[11] Krzysztof Kuchcinski,et al. LEneS: task scheduling for low-energy systems using variable supply voltage processors , 2001, ASP-DAC '01.
[12] Marco Spuri,et al. Implications of Classical Scheduling Results for Real-Time Systems , 1995, Computer.
[13] Scott Shenker,et al. Scheduling for reduced CPU energy , 1994, OSDI '94.
[14] Hiroto Yasuura,et al. Voltage scheduling problem for dynamically variable voltage processors , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[15] Mary Jane Irwin,et al. Architecture-level power estimation and design experiments , 2001, TODE.
[16] Cheng-Wen Wu,et al. A highly efficient AES cipher chip , 2003, ASP-DAC '03.
[17] Johan A. Pouwelse,et al. Energy priority scheduling for variable voltage processors , 2001, ISLPED '01.
[18] Jenq Kuen Lee,et al. Compiler optimization on VLIW instruction scheduling for low power , 2003, TODE.
[19] B. Doyle. Poly Poly nitride Poly Poly Silicon Silicon Resist Silicon Silicon Silicon nitride Resist OxideOxide Oxide Oxide Silicon poly poly Oxide Oxide , 2002 .
[20] Thomas D. Burd,et al. The simulation and evaluation of dynamic voltage scaling algorithms , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[21] LeeJenq Kuen,et al. Compiler optimization on VLIW instruction scheduling for low power , 2003 .
[22] Chih-Tsun Huang,et al. A true random generator design , 2002 .
[23] Yann-Hang Lee,et al. Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems , 2000, Proceedings Sixth IEEE Real-Time Technology and Applications Symposium. RTAS 2000.
[24] Miodrag Potkonjak,et al. Power optimization of variable voltage core-based systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[25] Niraj K. Jha,et al. Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[26] Wei-Kuan Shih,et al. On-line scheduling of imprecise computations to minimize error , 1992, [1992] Proceedings Real-Time Systems Symposium.
[27] Chung Laung Liu,et al. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.
[28] Narayanan Vijaykrishnan,et al. Evaluating run-time techniques for leakage power reduction , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.
[29] Chaitali Chakrabarti,et al. Variable voltage task scheduling for minimizing energy or minimizing power , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).
[30] Cheng-Wen Wu,et al. Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[31] Kai Hwang,et al. Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.
[32] James W. Layland,et al. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.
[33] Niraj K. Jha,et al. Battery-aware static scheduling for distributed real-time embedded systems , 2001, DAC '01.
[34] Bashir M. Al-Hashimi,et al. Considering power variations of DVS processing elements for energy minimisation in distributed systems , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).
[35] Cheng-Wen Wu,et al. An HMAC processor with integrated SHA-1 and MD5 algorithms , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[36] 裕幸 飯田,et al. International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .
[37] Wei-Kuan Shih,et al. Real-Time Task Scheduling for Dynamically Variable Voltage Processors , 2001 .
[38] F. Frances Yao,et al. A scheduling model for reduced CPU energy , 1995, Proceedings of IEEE 36th Annual Foundations of Computer Science.
[39] Vivek B. Ajmani. Modern Engineering Statistics , 1997, Technometrics.