Reduction of hot-carrier generation in 0.1-μm recessed channel nMOSFET with laterally graded channel doping profile

To investigate the substrate current characteristics of a recessed channel structure with graded channel doping profile, we have fabricated and simulated the Inverted-Sidewall Recessed-Channel (ISRC) nMOSFET and compared it with a conventional planar nMOSFET. Experimentally, the ISRC nMOSFET shows about 30% reduction of substrate current, even though the drain current is almost the same. At 0.12-/spl mu/m channel length, the I/sub SUB//I/sub DS/ value of the conventional nMOSFET is measured to be 1.68 times higher than that of the ISRC nMOSFET. Also, using simulation, it is verified that the reduction of electric field at the drain junction of ISRC nMOSFET results from the graded channel doping profile, not from the recessed channel structure.

[1]  Chenming Hu.  Hot-electron effects in MOSFETs , 1983, 1983 International Electron Devices Meeting.

[2]  K. Itoh,et al.  Simulation of sub-0.1- mu m MOSFETs with completely suppressed short-channel effect , 1993, IEEE Electron Device Letters.

[3]  S. Asai,et al.  New grooved-gate MOSFET with drain separated from channel implanted region (DSC) , 1983, IEEE Transactions on Electron Devices.

[4]  Young June Park,et al.  Gate recessed (GR) MOSFET with selectively halo-doped channel and deep graded source/drain for deep submicron CMOS , 1993, Proceedings of IEEE International Electron Devices Meeting.

[5]  C. Hu,et al.  A simple method to characterize substrate current in MOSFET's , 1984, IEEE Electron Device Letters.

[6]  Fumio Horiguchi,et al.  Sub-half-micrometer concave MOSFET with double LDD structure , 1992 .

[7]  Toru Toyabe,et al.  A sub-0.1-/spl mu/m grooved gate MOSFET with high immunity to short-channel effects , 1993, Proceedings of IEEE International Electron Devices Meeting.

[8]  Byung-Gook Park,et al.  A novel 0.1 μm MOSFET structure with inverted sidewall and recessed channel , 1996, IEEE Electron Device Letters.