FULL-CHIP POWER-SUPPLY NOISE: THE EFFECT OF ON-CHIP POWER-RAIL INDUCTANCE

The importance of on-chip power-rail inductance in generating delta-I power-supply noise is examined in this paper using systematic circuit simulation of the complete integratedcircuit power net. This source of noise is compared to the resistive IR drop in the net, and to the delta-I noise due to both high-inductanceand low-inductance-bonding packages. Results are presented for a typical on-chip power net in 0.18 μm CMOS technology, and it is demonstrated that the inductance of this on-chip power net is the dominant contributor to the full-chip power-supply noise. The simultaneous switching events which produce the triggering current transients for the delta-I noise are taken to arise from core-logic switching; the mitigating, de-coupling role of the capacitance of non-switching gates within the core-logic block is considered.

[1]  W. S. Song,et al.  Power distribution techniques for VLSI circuits , 1986 .

[2]  Byron L. Krauter,et al.  Generating sparse partial inductance matrices with guaranteed stability , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  B. Lofstedt,et al.  Packaging impact on switching noise in high-speed digital systems , 1998 .

[4]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[5]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[6]  David Overhauser,et al.  Power distribution in high-performance design , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[7]  Ibrahim N. Hajj,et al.  Simultaneous switching noise in CMOS VLSI circuits , 1999, 1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286).

[8]  Rajendran Panda,et al.  Model and analysis for combined package and on-chip power grid simulation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[9]  Massoud Pedram,et al.  Analysis and optimization of ground bounce in digital CMOS circuits , 2000, Proceedings 2000 International Conference on Computer Design.

[10]  Rajendran Panda,et al.  Design and analysis of power distribution networks with accurate RLC models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[11]  P. Zarkesh-Ha,et al.  Optimum on-chip power distribution networks for gigascale integration (GSI) , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[12]  Shen Lin,et al.  Challenges in power-ground integrity , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).