Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes

This paper presents a block-layered decoder architecture and efficient design techniques for quasi-cyclic nonbinary low-density parity-check (QC-NB-LDPC) codes. Based on a Min-Max decoding algorithm, an efficient block-layered decoder architecture for QC-NB-LDPC codes is proposed for fast decoder convergence. Further, a novel two-way merging Min-Max algorithm, which significantly reduces decoding latency, is proposed for check node processing. The NB-LDPC decoder using the proposed algorithm can provide a considerably higher throughput rate than that using a conventional Min-Max algorithm. The proposed (225, 165) NB-LDPC decoder over GF(24) is synthesized using a 90-nm CMOS process. It can operate at a clock rate of 400 MHz and achieve a data processing rate of 24.6 Mbps under 10 decoding iterations.

[1]  Amer Baghdadi,et al.  Parallelism Efficiency in Convolutional Turbo Decoding , 2010, EURASIP J. Adv. Signal Process..

[2]  David Declercq,et al.  Low-complexity decoding for non-binary LDPC codes in high order fields , 2010, IEEE Transactions on Communications.

[3]  David Declercq,et al.  Fast decoding algorithm for LDPC over GF(2/sup q/) , 2003, Proceedings 2003 IEEE Information Theory Workshop (Cat. No.03EX674).

[4]  M. Arabaci,et al.  High-Rate Nonbinary Regular Quasi-Cyclic LDPC Codes for Optical Communications , 2009, Journal of Lightwave Technology.

[5]  Qin Huang,et al.  Array dispersions of matrices and constructions of quasi-cyclic LDPC codes over non-binary fields , 2008, 2008 IEEE International Symposium on Information Theory.

[6]  David Declercq,et al.  Low-Complexity, Low-Memory EMS Algorithm for Non-Binary LDPC Codes , 2007, 2007 IEEE International Conference on Communications.

[7]  Hongxin Song,et al.  Reduced-complexity decoding of Q-ary LDPC codes for magnetic recording , 2003 .

[8]  David Declercq,et al.  Decoding Algorithms for Nonbinary LDPC Codes Over GF$(q)$ , 2007, IEEE Transactions on Communications.

[9]  Li Zhang,et al.  Non-binary LDPC codes vs. Reed-Solomon codes , 2008, 2008 Information Theory and Applications Workshop.

[10]  Zhongfeng Wang,et al.  An Efficient VLSI Architecture for Nonbinary LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  LiLi,et al.  Efficient decoder design for nonbinary quasicyclic LDPC codes , 2010 .

[12]  Yeong-Luh Ueng,et al.  An Efficient Layered Decoding Architecture for Nonbinary QC-LDPC Codes , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Xinmiao Zhang,et al.  Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Irving S. Reed,et al.  Reed-Solomon Codes , 1999 .

[15]  Zhongfeng Wang,et al.  High-Throughput Layered LDPC Decoding Architecture , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  C. Spagnol,et al.  Hardware Implementation of ${\rm GF}(2^{m})$ LDPC Decoders , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  David J. C. MacKay,et al.  Low-density parity check codes over GF(q) , 1998, IEEE Communications Letters.

[18]  David J. C. MacKay,et al.  Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.

[19]  Haitao Li,et al.  Min–Max Decoding for Non-Binary LDPC Codes , 2013 .

[20]  Gerald E. Sobelman,et al.  Adaptive quantization in min-sum based irregular LDPC decoder , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[21]  Rong-Rong Chen,et al.  Application of Nonbinary LDPC Cycle Codes to MIMO Channels , 2008, IEEE Transactions on Wireless Communications.

[22]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[23]  Henk Wymeersch,et al.  Log-domain decoding of LDPC codes over GF(q) , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[24]  Zhongfeng Wang,et al.  Multi-Gb/s LDPC Code Design and Implementation , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Gerald E. Sobelman,et al.  A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Khaled Abdel-Ghaffar,et al.  Transactions Papers Construction of Non-Binary Quasi-Cyclic LDPC Codes by Arrays and Array Dispersions , 2009 .

[27]  Shu Lin,et al.  Efficient Configurable Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[29]  Shu Lin,et al.  Construction of non-binary quasi-cyclic LDPC codes by arrays and array dispersions - [transactions papers] , 2009, IEEE Transactions on Communications.

[30]  I.B. Djordjevic,et al.  Next Generation FEC for High-Capacity Communication in Optical Transport Networks , 2009, Journal of Lightwave Technology.

[31]  D. Declercq,et al.  Fast Decoding Algorithm for LDPC over GF(2q) , 2003 .

[32]  David Declercq,et al.  Design of non binary LDPC codes using their binary image: algebraic properties , 2006, 2006 IEEE International Symposium on Information Theory.