Novel Layout Technique for Single-Event Transient Mitigation Using Dummy Transistor
暂无分享,去创建一个
Shuming Chen | Bin Liang | Pengcheng Huang | Yibai He | Jianjun Chen | Junrui Qin | Biwei Liu | Pengcheng Huang | Shuming Chen | Jianjun Chen | Bin Liang | Biwei Liu | Yibai He | Junrui Qin
[1] W. T. Holman,et al. Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.
[2] peixiong zhao,et al. Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes , 2010, IEEE Transactions on Nuclear Science.
[3] B. Narasimham,et al. Quantifying the Effect of Guard Rings and Guard Drains in Mitigating Charge Collection and Charge Spread , 2008, IEEE Transactions on Nuclear Science.
[4] W. T. Holman,et al. Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes , 2007, IEEE Transactions on Nuclear Science.
[5] B. Narasimham,et al. Increased Single-Event Transient Pulsewidths in a 90-nm Bulk CMOS Technology Operating at Elevated Temperatures , 2010, IEEE Transactions on Device and Materials Reliability.
[6] Liu Zheng,et al. The Effect of Re-Convergence on SER Estimation in Combinational Circuits , 2009, IEEE Transactions on Nuclear Science.
[7] B. Narasimham,et al. The Effectiveness of TAG or Guard-Gates in SET Suppression Using Delay and Dual-Rail Configurations at 0.35 $\mu$ m , 2006, IEEE Transactions on Nuclear Science.
[8] P. Eaton,et al. Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[9] B L Bhuva,et al. Independent Measurement of SET Pulse Widths From N-Hits and P-Hits in 65-nm CMOS , 2010, IEEE Transactions on Nuclear Science.
[10] Chen Shuming,et al. Temperature Dependence of Digital SET Pulse Width in Bulk and SOI Technologies , 2008 .
[11] Bin Liang,et al. Radiation hardened by design techniques to reduce single event transient pulse width based on the physical mechanism , 2012, Microelectron. Reliab..
[12] P E Dodd,et al. Current and Future Challenges in Radiation Effects on CMOS Electronics , 2010, IEEE Transactions on Nuclear Science.
[13] Chen Shuming,et al. Temperature Dependence of Digital SET Pulse Width in Bulk and SOI Technologies , 2008, IEEE Transactions on Nuclear Science.
[14] P. Marshall,et al. 32 and 45 nm Radiation-Hardened-by-Design (RHBD) SOI Latches , 2011, IEEE Transactions on Nuclear Science.
[15] A.F. Witulski,et al. HBD layout isolation techniques for multiple node charge collection mitigation , 2005, IEEE Transactions on Nuclear Science.
[16] P. Eaton,et al. Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.
[17] M. Baze,et al. A digital CMOS design technique for SEU hardening , 2000 .
[18] Shuming Chen,et al. Simulation Study of the Layout Technique for P-hit Single-Event Transient Mitigation via the Source Isolation , 2012, IEEE Transactions on Device and Materials Reliability.
[19] B.L. Bhuva,et al. Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.
[20] Shuming Chen,et al. Temperature Dependency of Charge Sharing and MBU Sensitivity in 130-nm CMOS Technology , 2009, IEEE Transactions on Nuclear Science.
[21] B.L. Bhuva,et al. RHBD techniques for mitigating effects of single-event hits using guard-gates , 2005, IEEE Transactions on Nuclear Science.
[22] peixiong zhao,et al. Single Event Mechanisms in 90 nm Triple-Well CMOS Devices , 2008, IEEE Transactions on Nuclear Science.