Low Power Design of near Shannon Limit Coding: Turbo Codes

In this paper secure channel coding schemes based on Turbo Codes are suggested and implemented. The design of encoder using Recursive Systematic Code (RSC) with puncturing techniques is presented. Component decoders are implemented by Log-Maximum-a-Posteriori (Log-MAP) algorithm and thereafter implementation of overall turbo decoder is illustrated in detail. Finally we have investigated low power design technique of the turbo decoder design with variable iteration techniques.

[1]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[2]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[3]  Ali Özgür Yilmaz,et al.  Fast Decodable Turbo Codes , 2007, IEEE Communications Letters.

[4]  Sied Mehdi Fakhraie,et al.  A High-Speed Low-Complexity VLSI SISO Architecture , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[6]  Andrew C. Singer,et al.  Turbo Equalization: An Overview , 2011, IEEE Transactions on Information Theory.

[7]  Zhongfeng Wang,et al.  Very Low-Complexity Hardware Interleaver for Turbo Decoding , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Alain Glavieux,et al.  Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .

[9]  Pete Boyer,et al.  Turbo decoder SNR estimation with RAKE reception , 2009, IEEE Transactions on Communications.

[10]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[11]  Walaa Hamouda,et al.  Design of lossless turbo source encoders , 2006, IEEE Signal Processing Letters.