2PCDAL: Two-phase clocking dual-rail adiabatic logic
暂无分享,去创建一个
[1] J. S. Denker,et al. A review of adiabatic computing , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.
[2] Nestoras Tzartzanis,et al. Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[3] Vojin G. Oklobdzija,et al. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[4] Kaushik Roy,et al. QSERL: quasi-static energy recovery logic , 2001 .
[5] John Stewart Denker,et al. Adiabatic dynamic logic , 1995 .
[6] Deog-Kyoon Jeong,et al. An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.
[7] Toshikazu Sekine,et al. LETTER Special Section on VLSI Technology toward Frontiers of New Market VLSI Implementation of a 4 × 4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic , 2007 .
[8] Michio Yokoyama,et al. 2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.
[9] L. Reyneri,et al. Positive feedback in adiabatic logic , 1996 .
[10] Thomas F. Knight,et al. Asymptotically Zero Energy Split-Level Charge Recovery Logic , 1994 .
[11] Vojin G. Oklobdzija,et al. Pass-transistor adiabatic logic using single power-clock supply , 1997 .
[12] Oliver Chiu-sing Choy,et al. Adiabatic Smart Card , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.