Gain enhancement and input parasitic capacitance reduction of single-stage OTAs by using differential voltage combiners

A new technique to enhance single-stage operational transconductance amplifiers (OTAs) is presented. Enhanced DC gain and reduced input parasitic capacitances are achieved by employing two input fully-differential voltage combiners, i.e. a combination of transistors in common-drain and common-source configurations operating as a preamplifier stage. Simulation results show that the input capacitance can be as small as 195 fF (corresponding to a 46 % reduction) while achieving a GBW of 1982 MHz (@ CL = 1 pF) with a PM of about 60°. The complete amplifier dissipates only 1.78 mW corresponding to a figure-ofmerit (FoM) of 1115 MHz·pF/mW.

[1]  José Silva-Martínez,et al.  The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier , 2009, IEEE Journal of Solid-State Circuits.

[2]  David R. Greenberg,et al.  RFCMOS technology from 0.25/spl mu/m to 65nm: the state of the art , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[4]  L. R. Carley,et al.  Analysis of switched-capacitor common-mode feedback circuit , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[5]  Randall L. Geiger,et al.  All digital transistor high gain operational amplifier using positive feedback technique , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Carlos E. Saavedra,et al.  Feedforward-Regulated Cascode OTA for Gigahertz Applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Georges Gielen,et al.  A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps , 1997, ICCAD 1997.

[8]  M. Figueiredo,et al.  Two-stage fully-differential inverter-based self-biased CMOS amplifier with high efficiency , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[9]  Adolfo Steiger-Garção,et al.  Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  Johan H. Huijsing,et al.  Operational Amplifiers - Theory and Design , 2000 .

[11]  Gaetano Palumbo,et al.  Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Jeffrey Bokor,et al.  Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI , 1997 .

[13]  Bang-Sup Song,et al.  A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.