Scaling of high-κ/metal-gate TriGate SOI nanowire transistors down to 10 nm width
暂无分享,去创建一个
Stephane Monfray | Frederic Boeuf | M.-P. Samson | Sylvain Barraud | Gerard Ghibaudo | P. Leroux | S. Barnola | Daniela Munteanu | C. Comboroure | T. Poiroux | R. Coquand | Pierre Perreau | V. Maffini-Alvaro | Claude Tabone | Christian Vizioz | G. Ghibaudo | S. Monfray | P. Perreau | S. Barnola | M. Cassé | C. Tabone | F. Boeuf | S. Barraud | D. Munteanu | T. Poiroux | C. Vizioz | V. Maffini-Alvaro | P. Leroux | R. Coquand | C. Comboroure | E. Ernst | M. Samson | Mikael Casse | E. Ernst
[1] S. Suk,et al. Sub-10 nm gate-all-around CMOS nanowire transistors on bulk Si substrate , 2006, 2009 Symposium on VLSI Technology.
[2] G. Ghibaudo,et al. High velocity Si-nanodot : A candidate for SRAM applications at 16nm node and below , 2006, 2009 Symposium on VLSI Technology.
[3] Arnaud Bournel,et al. Temperature and size dependences of electrostatics and mobility in gate-all-around MOSFET devices , 2011 .
[4] V. Kilchytska,et al. Carrier Mobility in Undoped Triple-Gate FinFET Structures and Limitations of Its Description in Terms of Top and Sidewall Channel Mobilities , 2008, IEEE Transactions on Electron Devices.
[5] A. Hikavyy,et al. Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography , 2007, 2007 IEEE Symposium on VLSI Technology.
[6] B. Ryu,et al. High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[7] Ru Huang,et al. New insights into oxide traps characterization in gate-all-around nanowire transistors with TiN metal gates based on combined I g -I d RTS technique , 2006, VLSIT 2006.
[8] O. Faynot,et al. Fully depleted silicon on insulator MOSFETs on (1 1 0) surface for hybrid orientation technologies , 2011 .
[9] E. Joseph,et al. Gate-all-around silicon nanowire 25-stage CMOS ring oscillators with diameter down to 3 nm , 2010, 2010 Symposium on VLSI Technology.
[10] C. Carabasse,et al. Experimental study on carrier transport limiting phenomena in 10 nm width nanowire CMOS transistors , 2010, 2010 International Electron Devices Meeting.
[11] Donggun Park,et al. Investigation of nanowire size dependency on TSNWFET , 2007, 2007 IEEE International Electron Devices Meeting.
[12] O. Faynot,et al. 15nm-diameter 3D stacked nanowires with independent gates operation: ΦFET , 2008, 2008 IEEE International Electron Devices Meeting.