Very Low-Complexity Hardware Interleaver for Turbo Decoding

This brief presents a very low complexity hardware interleaver implementation for turbo code in wideband CDMA (W-CDMA) systems. Algorithmic transformations are extensively exploited to reduce the computation complexity and latency. Novel VLSI architectures are developed. The hardware implementation results show that an entire turbo interleave pattern generation unit consumes only 4 k gates, which is an order of magnitude smaller than conventional designs.

[1]  Paul Ampadu,et al.  An efficient hardware interleaver for 3G turbo decoding , 2003, Radio and Wireless Conference, 2003. RAWCON '03. Proceedings.

[2]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[3]  In-Cheol Park,et al.  Processor-based turbo interleaver for multiple third-generation wireless standards , 2003, IEEE Communications Letters.

[4]  Keshab K. Parhi,et al.  Approaches to low-power implementations of DSP systems , 2001 .

[5]  Keshab K. Parhi,et al.  VLSI implementation issues of TURBO decoder design for wireless applications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).