Investigation of high voltage SCR-LDMOS ESD device for 150 V SOI BCD process

Abstract In this paper, two types of ESD devices, LDMOS and SCR-LDMOS (SCR embedded in LDMOS), are investigated for 150 V HV SOI BCD process. The results show that the SCR-LDMOS structures have better ESD protection capability than LDMOS. The SCR-LDMOS structure is achieved by inserting P+ diffusion in the drain of LDMOS structure with different N+/P+ ratios. Impact of different N+/P+ ratios’ on Ron (on-resistance), holding voltage and holding current is studied. Considering the tradeoff between holding current and Ron, one optimized SCR-LDMOS structure is presented and adopted for the full chip high voltage power clamp, which indicates 3500 V (HBM) ESD withstand voltage without latch up risk.

[1]  H. Puchner,et al.  Novel Robust High Voltage ESD Clamps for LDMOS Protection , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[2]  Blerina Aliaj,et al.  2.5-Dimensional simulation for analyzing power arrays subject to ESD stresses , 2009, 2009 31st EOS/ESD Symposium.

[3]  G. Meneghesso,et al.  Development of ESD protection structures for BULK and SOI BCD6 technology , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.

[4]  E. Rosenbaum,et al.  A dual-base triggered SCR with very low leakage current and adjustable trigger voltage , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[5]  J.J. Liou,et al.  TCAD Methodology for Design of SCR Devices for Electrostatic Discharge (ESD) Applications , 2007, IEEE Transactions on Electron Devices.

[6]  N. Nolhier,et al.  Efficient TCAD methodology for ESD failure current prediction of smart power ESD protection , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[7]  Javier A. Salcedo,et al.  A new ESD design methodology for high voltage DMOS applications , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[8]  M. Bafleur,et al.  High-temperature operation MOS-IGBT power clamp for improved ESD protection in smart power SOI technology , 2011, EOS/ESD Symposium Proceedings.

[9]  Jae-Young Park,et al.  Design of a Latchup-Free ESD Power Clamp for Smart Power ICs , 2008 .

[10]  Xingbi Chen,et al.  A novel Electrostatic Discharge protection design based on SCR , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[11]  Michael C. Smayling,et al.  Device integration for ESD robustness of high voltage power MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[12]  S. Takahashi,et al.  An advanced no-snapback LDMOSFET with optimized breakdown characteristics of drain n-n/sup +/ diodes , 2004, IEEE Transactions on Electron Devices.

[13]  Zhiwei Liu,et al.  Novel Silicon-Controlled Rectifier (SCR) for High-Voltage Electrostatic Discharge (ESD) Applications , 2008, IEEE Electron Device Letters.

[14]  Song Jia,et al.  Study of LDMOS-SCR: A high voltage ESD protection device , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[15]  Yan Han,et al.  Trigger voltage walk-in effect of ESD protection device in HVCMOS , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[16]  H. Puchner,et al.  High-Voltage CMOS ESD and the Safe Operating Area , 2009, IEEE Transactions on Electron Devices.

[17]  Steven H. Voldman,et al.  Electrostatic discharge (ESD) protection in silicon-on-insulator (SOI) CMOS technology with aluminum and copper interconnects in advanced microprocessor semiconductor chips , 1999 .

[18]  A. Concannon,et al.  Emitter injection control in LVTSCR for latch-up free ESD protection , 2002, 2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595).